DSP56857 datasheet(361/662 Pages) FREESCALE

Il numero della parte	DSP56857

Spiegazioni elettronici	Digitial Signal Controller

PDF	662 Pages

Scroll/Zoom	100%

Produttore elettronici	FREESCALE [Freescale Semiconductor, Inc]

Homepage	http://www.freescale.com

Logo

361 / 662 page

Clock Operation Description

Enhanced Synchronous Serial Interface (ESSI), Rev. 4

Freescale Semiconductor

12-61

Figure 12-35. ESSI Transmit Clock Generator Block Diagram

Figure 12-36 demonstrates the frame sync generator block for the transmit section. When

internally generated, both receive and transmit frame sync are generated from the word clock and

are defined by the frame rate Divider (DC) field bits and the Word Length (WL) field bits of the

ESSI Transmit Data Control Register (STXCR).

The receive section contains an equivalent circuit for its frame sync generator.

Figure 12-36. ESSI Transmit Frame Sync Generator Block Diagram

IP_CLK

Prescaler

(/1 or /8)

Divider

(/1 to /256)

SCKD (1=output)

SCKD (0=input)

Serial Bit Clock

SCKD (1=output)

Word Length

Divider

Word Clock

WL[1:0]

PSR

PM[7:0]

DIV4DIS

FIX_CLK

SCK

Frame

Rate

DC[4:0]

Frame

Sync

TFSL

Control

TFSI

Tx Frame Sync Out

Tx Frame Sync In

Word Clock

SC2

DSP56857 Scheda tecnica(PDF) 361 Page - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 361 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL