MSM6544

¡ Semiconductor

8/12

FUNCTIONAL DESCRIPTION

Data Input

The data input consists of the following three timing sections:

i)

SEG-DATA section (42-bit)

ii)

SEL bit section (1-bit)

iii)

LOAD section

A total of 43 bits of 42-bit segment data and 1-bit select bit are taken in the 43-bit shift register

at the rising edge of the clock.

The segment data corresponds to "L" (segment OFF) and "H" (segment ON). Input the

segment data from SEG42 to SEG1 in this order.

The select bit following the segment data is a bit used to specify the transmit destination of

the segment data. The selection is performed as follows.

"L"

: LATCH <A> ; corresponds to COM-A

"H" : LATCH <B> ; corresponds to COM-B

The data from the shift register to LATCH <A> or LATCH <B> is transmitted when the LOAD

pin is at the "H" level.

The indication corresponding to the transmit destination latch is also changed at the same

time that data is transmitted.