GD25Q80CSIG datasheet(32/67 Pages) GIGADEVICE

32 / 67 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25Q80C

Figure 26. Read Identification ID Sequence Diagram

7.24.

High Performance Mode (HPM) (A3H)

The High Performance Mode (HPM) command must be executed prior to Dual or Quad I/O commands when

operating at high frequencies (see fR and fC1 in AC Electrical Characteristics). This command allows pre-charging of

internal charge pumps so the voltages required for accessing the flash memory array are readily available. The

command sequence: CS# goes lowSending A3H command Sending 3-dummy ByteCS# goes high. See Figure

27. After the HPM command is executed, HPF bit of status register will be set to 1, the device will maintain a slightly

higher standby current (Icc9) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can

be used to return to standard SPI standby current (Icc1). In addition, Power-Down command (B9H) will also release

the device from HPM mode back to standard SPI standby state.

Figure 27. High Performance Mode Sequence Diagram

CS#

SCLK

9 10

MSB

18 19 20 21

22 23

26 27 28 29

30 31

Capacity

JDID7-JDID0

CS#

SCLK

MSB

Memory Type

JDID15-JDID8

11 12 13 14 15

9FH

Manufacturer ID

MSB

Command

2 3

A3H

CS#

SCLK

29 30 31

MSB

3 Dummy Bytes

23 22

High Performance Mode

HPM

GD25Q80CSIG Scheda tecnica(PDF) 32 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25Q80CSIG Scheda tecnica(HTML) 32 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Scheda tecnica Scarica

Link URL