PSD813F1 datasheet(96/110 Pages) STMICROELECTRONICS

96 / 110 page

PSD813F1

96/110

Figure 50. Peripheral I/O WRITE Timing

Table 65. Port A Peripheral Data Mode WRITE Timing (5V devices)

Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in 8031 combined mode).

2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals.

3. Any input used to select Port A Data Peripheral mode.

4. Data is already stable on Port A.

5. Data stable on ADIO pins to data on Port A.

Table 66. Port A Peripheral Data Mode WRITE Timing (3V devices)

Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in 8031 combined mode) signals.

2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals.

3. Any input used to select Port A Data Peripheral mode.

4. Data is already stable on Port A.

5. Data stable on ADIO pins to data on Port A.

Symbol

Parameter

Conditions

-90

-12

-15

Unit

Min

Max

Min

Max

Min

Max

tWLQV–PA

WR to Data Propagation Delay

(Note 2)

tDVQV–PA

Data to Port A Data Propagation Delay

(Note 5)

tWHQZ–PA

WR Invalid to Port A Tri-state

(Note 2)

Symbol

Parameter

Conditions

-15

-20

Unit

MinMax

tWLQV–PA

WR to Data Propagation Delay

(Note 2)

tDVQV–PA

Data to Port A Data Propagation Delay

(Note 5)

tWHQZ–PA

WR Invalid to Port A Tri-state

(Note 2)

tDVQV (PA)

tWLQV

(PA)

tWHQZ (PA)

ADDRESS

DATA OUT

A / D BUS

PORT A

DATA OUT

ALE /AS

AI02898

PSD813F1 Scheda tecnica(PDF) 96 Page - STMicroelectronics

PSD813F1 Scheda tecnica(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL