Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

GD25LE40CSIG Scheda tecnica(PDF) 25 Page - GigaDevice Semiconductor (Beijing) Inc.

Il numero della parte GD25LE40CSIG
Spiegazioni elettronici  1.8V Uniform Sector Dual and Quad Serial Flash
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Homepage  http://www.gigadevice.com/
Logo GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD25LE40CSIG Scheda tecnica(HTML) 25 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD25LE40CSIG Datasheet HTML 21Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 22Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 23Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 24Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 25Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 26Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 27Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 28Page - GigaDevice Semiconductor (Beijing) Inc. GD25LE40CSIG Datasheet HTML 29Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 75 page
background image
1.8V Uniform Sector
Dual and Quad Serial Flash
GD25LE40C/20C/10C/05C
25
Figure8. Read Data Bytes at Higher Speed Sequence Diagram
Command
0
1
2
3
4
5
6
7
0BH
CS#
SCLK
SI
SO
High-Z
8
9 10
28 29 30 31
3
2
1
0
23 22 21
24-bit address
MSB
34 35 36 37
33
6
5
4
3
2
1
0
38 39
Data Out1
32
42 43 44 45
41
46 47
40
7
6
5
4
3
2
1
0
7
6
5
7
Data Out2
CS#
SCLK
SI
SO
MSB
Dummy Byte
7.8 Dual Output Fast Read (3BH)
The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched
in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.
The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is
automatically incremented to the next higher address after each byte of data is shifted out.
Figure9. Dual Output Fast Read Sequence Diagram
Command
0
1
2
3
4
5
6
7
3BH
CS#
SCLK
SI
SO
High-Z
8
9 10
28 29 30 31
3
2
1
0
23 22 21
24-bit address
MSB
34 35 36 37
33
5
3
1
7
5
3
1
38 39
Data Out1
32
42 43 44 45
41
46 47
40
7
Data Out2
CS#
SCLK
SI
SO
MSB
Dummy Clocks
4
2
0
6
4
2
0
6
6
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com