GD25LQ40CMEG datasheet(2/78 Pages) GIGADEVICE

2 / 78 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Contents

FEATURES

.........................................................................................................................................................4

GENERAL DESCRIPTION

................................................................................................................................5

MEMORY ORGANIZATION

...............................................................................................................................7

DEVICE OPERATION

......................................................................................................................................10

DATA PROTECTION

........................................................................................................................................11

STATUS REGISTER

.........................................................................................................................................16

COMMANDS DESCRIPTION

..........................................................................................................................18

7.1

WRITE ENABLE (WREN) (06H)................................................................................................................................ 22

7.2

WRITE DISABLE (WRDI) (04H) ................................................................................................................................ 22

7.3

WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H) ................................................................................................. 22

7.4

READ STATUS REGISTER (RDSR) (05H OR 35H) .......................................................................................................... 23

7.5

WRITE STATUS REGISTER (WRSR) (01H) ................................................................................................................... 23

7.6

READ DATA BYTES (READ) (03H)............................................................................................................................. 24

7.7

READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH).............................................................................................. 24

7.8

DUAL OUTPUT FAST READ (3BH).............................................................................................................................. 25

7.9

QUAD OUTPUT FAST READ (6BH) ............................................................................................................................. 26

7.10

DUAL I/O FAST READ (BBH) .................................................................................................................................... 26

7.11

QUAD I/O FAST READ (EBH) ................................................................................................................................... 28

7.12

SET BURST WITH WRAP (77H) ................................................................................................................................. 29

7.13

PAGE PROGRAM (PP) (02H).................................................................................................................................... 30

7.14

QUAD PAGE PROGRAM (32H).................................................................................................................................. 31

7.15

SECTOR ERASE (SE) (20H)....................................................................................................................................... 32

7.16

32KB BLOCK ERASE (BE) (52H) ............................................................................................................................... 32

7.17

64KB BLOCK ERASE (BE) (D8H)............................................................................................................................... 32

7.18

CHIP ERASE (CE) (60/C7H)..................................................................................................................................... 33

7.19

ENABLE/DISABLE SO TO OUTPUT RY/BY# (ESRY/DSRY) (70H/80H) ........................................................................... 33

7.20

DEEP POWER-DOWN (DP) (B9H)............................................................................................................................. 34

7.21

RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH) ......................................................................... 35

7.22

READ MANUFACTURE ID/ DEVICE ID (REMS) (90H) .................................................................................................... 36

7.23

READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H) ................................................................................................. 37

7.24

READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H)................................................................................................. 38

7.25

READ IDENTIFICATION (RDID) (9FH) ......................................................................................................................... 39

7.26

READ UNIQUE ID (4BH).......................................................................................................................................... 40

7.27

PROGRAM/ERASE SUSPEND (PES) (75H) ................................................................................................................... 40

7.28

PROGRAM/ERASE RESUME (PER) (7AH) ................................................................................................................... 41

7.29

ERASE SECURITY REGISTERS (44H) ............................................................................................................................ 41

7.30

PROGRAM SECURITY REGISTERS (42H)....................................................................................................................... 42

7.31

READ SECURITY REGISTERS (48H) ............................................................................................................................. 42

7.32

ENABLE RESET (66H) AND RESET (99H)..................................................................................................................... 43

GD25LQ40CMEG Scheda tecnica(PDF) 2 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LQ40CMEG Scheda tecnica(HTML) 2 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Scheda tecnica Scarica

Link URL