Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADRF5720BCCZN-R7 Scheda tecnica(PDF) 14 Page - Analog Devices

Il numero della parte ADRF5720BCCZN-R7
Spiegazioni elettronici  Silicon Digital Attenuator, 9kHz to 40GHz
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADRF5720BCCZN-R7 Scheda tecnica(HTML) 14 Page - Analog Devices

Back Button ADRF5720BCCZN-R7 Datasheet HTML 10Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 11Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 12Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 13Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 14Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 15Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 16Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 17Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 19 page
background image
ADRF5720
Data Sheet
Rev. 0 | Page 14 of 19
SERIAL MODE INTERFACE
The ADRF5720 supports a 3-wire SPI: serial data input (SERIN),
clock (CLK), and latch enable (LE). The serial control interface
is activated when PS is set to high.
The ADRF5720 attenuation states can be controlled using 6-bit
or 8-bit SERIN data. If an 8-bit word is used to control the state
of the attenuator, the first two bits, D7 and D6, are don’t care
bits. It does not matter if these two bits are held low or high, or
if they are omitted altogether. Only Bits[D0:D5] set the state of
the attenuator.
In serial mode, the SERIN data is clocked most significant bit
(MSB) first on the rising CLK edges into the shift register. Then,
LE must be toggled high to latch the new attenuation state into
the device. LE must be set to low to clock new SERIN data into
the shift register as CLK is masked to prevent the attenuator
value from changing if LE is kept high. See Figure 34 in
conjunction with Table 2 and Table 7.
USING SEROUT
The ADRF5720 also features a serial data output, SEROUT.
SEROUT outputs the serial input data at the 8th clock cycle, and
can control a cascaded attenuator using a single SPI bus. Figure 35
shows the serial out timing diagram.
When using the attenuator in a daisy-chain operation, 8-bit
SERIN data must be used due to the 8 clock cycle delay between
SERIN and SEROUT.
It is optional to use a 1 kΩ resistor between SEROUT on the
first attenuator and SERIN of the next attenuator to filter the
signal (see Figure 33).
Figure 33. Using a Resistor on SEROUT
Figure 34. Serial Control Timing Diagram
Figure 35. Serial Output Timing Diagram
4
3
2
1
0
0
200
100
300
400
500
150
50
250
350
450
TIME (ns)
WITHOUT 1kΩ
WITH 1kΩ
X
X
SERIN
CLK
LE
PS
D7
D6
D5
D4
D3
D2
D1
D0
X
X
D[7:0]
NEXT WORD
[FIRST IN]
OPTIONAL
[LAST IN]
LSB
OPTIONAL
MSB
tCS
tCH
tSCK
tLN
tCKN
tLES
tLEW
X
SERIN
CLK
LE
SEROUT
PS
D5
X
D4
D3
D2
D1
D0
D5
X
D4
D3
D2
D1
D0
X
X
1
2
3
4
5
6
7
8
9
10
11
12
13
14
tCO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com