COP940C datasheet(4/26 Pages) NSC

4 / 26 page

DC Electrical Characteristics (Continued)

COP92XC, COP94XC; 0˚C

≤ T

A ≤ +70˚C unless otherwise specified

Parameter

Condition

Min

Typ

Max

Units

RAM Retention Voltage, Vr

500 ns Rise and Fall Time (Min)

2.0

Input Capacitance

7pF

Load Capacitance on D2

1000

Note 2: Rate of voltage change must be less than 0.5V/ms.

Note 3: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 4: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to VCC, L and G0 — G5 configured as

outputs and set high. The D port set to zero.

Note 5: Except pin G7: +100 mA, −25 mA (COP920C only). Sampled and not 100% tested. Pins G6 and RESET are designed with a high voltage input network for

factory testing. These pins allow input voltages greater than VCC and the pins will have sink current to VCC when biased at voltages greater than VCC (the pins do

not have source current when biased at a voltage below VCC). The effective resistance to VCC is 750Ω (typical). These two pins will not latch up. The voltage at the

pins must be limited to less than 14V.

AC Electrical Characteristics

0˚C

≤ T

A ≤ +70˚C unless otherwise specified

Parameter

Condition

Min

Typ

Max

Units

Instruction Cycle Time (tc)

Ext., Crystal/Resonator

CC ≥ 4.0V

µs

(Div-by 10)

2.3V

≤ V

CC ≤ 4.0V

2.5

µs

R/C Oscillator Mode

CC ≥ 4.0V

µs

(Div-by 10)

2.3V

≤ V

CC ≤ 4.0V

7.5

µs

CKI Clock Duty Cycle (Note 6)

fr = Max

Rise Time (Note 6)

fr = 10 MHz Ext Clock

Fall Time (Note 6)

fr = 10 MHz Ext Clock

Inputs

SETUP

CC ≥ 4.0V

200

2.3V

≤ V

CC ≤ 4.0V

500

HOLD

CC ≥ 4.0V

2.3V

≤ V

CC ≤ 4.0V

150

Output Propagation Delay

L = 100 pF, RL = 2.2 kΩ

PD1,tPD0

SO, SK

CC ≥ 4.0V

0.7

µs

2.5V

≤ V

CC ≤ 4.0V

1.75

µs

All Others

CC ≥ 4.0V

µs

2.5V

≤ V

CC ≤ 4.0V

2.5

µs

MICROWIRE™ Setup Time (t

UWS)20

MICROWIRE Hold Time (t

UWH)56

MICROWIRE Output Propagation

Delay (t

UPD)

220

Input Pulse Width

Interrupt Input High Time

Interrupt Input Low Time

Timer Input High Time

Timer Input Low Time

Reset Pulse Width

1.0

µs

Note 6: Parameter sampled (not 100% tested).

COP940C Scheda tecnica(PDF) 4 Page - National Semiconductor (TI)

COP940C Scheda tecnica(HTML) 4 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Scheda tecnica Scarica

Link URL