Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ICSSSTU32864 Scheda tecnica(PDF) 8 Page - Integrated Circuit Systems

Il numero della parte ICSSSTU32864
Spiegazioni elettronici  25-Bit Configurable Registered Buffer
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ICST [Integrated Circuit Systems]
Homepage  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICSSSTU32864 Scheda tecnica(HTML) 8 Page - Integrated Circuit Systems

Back Button ICSSSTU32864 Datasheet HTML 3Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 4Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 5Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 6Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 7Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 8Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 9Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 10Page - Integrated Circuit Systems ICSSSTU32864 Datasheet HTML 11Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
8
ICSSSTU32864
0727C—04/15/04
Timing Requirements
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
MAX
fclock
Clock frequency
300
MHz
0.75
ns
0.9
ns
Hold time, fast slew rate
2, 4
0.50
ns
Hold time, slow slew rate
3, 4
0.70
ns
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of 1V/ns.
4 - CLK/CLK# signal input slew rate of 1V/ns.
3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.
VDD = 1.8V ±0.1V
UNITS
PARAMETERS
Data before CLK
↑, CLK#↓
Data after CLK
↑, CLK#↓
Setup time
SYMBOL
tS
Th
Notes:
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
TYP
MAX
fmax
270
MHz
tPDM
1
CLK, CLK#
Q
1.41
1.85
ns
tPDMSS
2
CLK, CLK#
Q
tphl
RESET#
Q
3
ns
Notes: 1. Includes 350ps test-load transmission-line delay
2. Guaranteed by design, not 100% tested in production.
SYMBOL
VDD = 1.8V ±0.1V
UNITS
From
(Input)
To
(Output)
Output Buffer Characteristics
Output edge rates over recommended operating free-air temperature range (See figure 7)
MIN
MAX
dV/dt_r
1
4
V/ns
dV/dt_f
1
4
V/ns
dV/dt_
1
1V/ns
1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)
PARAMETER
VDD = 1.8V ± 0.1V
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com