Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STR720 Scheda tecnica(PDF) 186 Page - STMicroelectronics

Il numero della parte STR720
Spiegazioni elettronici  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Scheda tecnica(HTML) 186 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 182Page - STMicroelectronics STR720 Datasheet HTML 183Page - STMicroelectronics STR720 Datasheet HTML 184Page - STMicroelectronics STR720 Datasheet HTML 185Page - STMicroelectronics STR720 Datasheet HTML 186Page - STMicroelectronics STR720 Datasheet HTML 187Page - STMicroelectronics STR720 Datasheet HTML 188Page - STMicroelectronics STR720 Datasheet HTML 189Page - STMicroelectronics STR720 Datasheet HTML 190Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 401 page
background image
STR720 - BUFFERED SPI (BSPI)
186/401
17 BUFFERED SPI (BSPI)
17.1 Introduction
The BSPI block is a standard 4-pin Serial Peripheral Interface for serial control
communication. It interfaces on one side to the SPI bus and on the other has a standard
register data and interrupt interface.
The BSPI contains two 16-word x 16-bit FIFO’s one for receive and the other for transmit. The
BSPI can directly operate with words 8 and 16 bit long and can generates interrupts or DMA
requests separately for receive and transmit events.
17.2 Main Features
■
Programmable depth receive FIFO.
■
Maximum 16 word Receive FIFO.
■
Programmable depth transmit FIFO.
■
Maximum 16 word Transmit FIFO.
■
Master and Slave modes supported.
■
Internal clock prescaler.
■
Programmable DMA interface
17.3 Functional Description
The processor views the BSPI as a memory mapped peripheral, which may be used by
standard
polling,
interrupt
programming
techniques
or
DMA
controlled
access.
Memory-mapping means processor communication can be achieved using standard
instructions and addressing modes.
When an SPI transfer occurs data is transmitted and received simultaneously. A serial clock
line synchronizes shifting and sampling of the information on the two serial data lines. A slave
select line allows individual selection of a slave device. The central elements in the BSPI
system are the 16-bit shift register and the read data buffer which is 16 words x 16-bit.A
BSPI-DMA interface is also present to allow for data to be transferred to/from memory using
the DMA.A block diagram of the BSPI is shown in Figure 23 on page 187.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com