Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

STR720 Scheda tecnica(PDF) 394 Page - STMicroelectronics

Il numero della parte STR720
Spiegazioni elettronici  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Scheda tecnica(HTML) 394 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 390Page - STMicroelectronics STR720 Datasheet HTML 391Page - STMicroelectronics STR720 Datasheet HTML 392Page - STMicroelectronics STR720 Datasheet HTML 393Page - STMicroelectronics STR720 Datasheet HTML 394Page - STMicroelectronics STR720 Datasheet HTML 395Page - STMicroelectronics STR720 Datasheet HTML 396Page - STMicroelectronics STR720 Datasheet HTML 397Page - STMicroelectronics STR720 Datasheet HTML 398Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 394 / 401 page
background image
STR720 - ELECTRICAL CHARACTERISTICS
394/401
1.
See Figure 81 and Figure 82 for a definition of these parameters.
2.
VDD(all) = 1.80 V ± 10%, VDD3(all) = 3.30 V ± 10%, TA = -40 / +85 °C unless otherwise specified.
3.
Data based on design guidelines, not tested in production.
4.
TC is CPU clock period expressed in ns. For example if CPU clock is set to run at 50 MHz, TC =20 ns.
5.
Actual duration is configurable. See Chapter 11: EXTERNAL MEMORY INTERFACE (EMI) on page 115.
Figure 81. EMI Read cycle timing (8-bit or 16-bit word)
Figure 82. EMI Read cycle timing (32-bit word)
ECSx
EWEx
EADD[21:0]
EDATA[15:0]
ERD
(Input)
Address
Data Input
wait cycle
wait cycle
wait cycle
tRDS
tRDH
tRASR
tRAH
Note: this diagram shows the timing of 3 wait-state cycle read access.
tRPR1
tSP
tRASC
tRPC1
wait cycle
ECSx
EWEx
EADD[21:1]
EDATA[15:0]
ERD
(Input)
Address
Data Input
wait cycle
tRDS
tRDH
tRASC
tRAH
tRPR2
tSP
EADD[0]
tSP
Data Input
tRDS
tRDH
tRPC1
Note: this diagram shows the timing of 1wait-state cycle read access.
tRPC2
tRASR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com