Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STM32MP151C Scheda tecnica(PDF) 22 Page - STMicroelectronics

Il numero della parte STM32MP151C
Spiegazioni elettronici  Arm® Cortex®-A7 800 MHz Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog, crypto
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32MP151C Scheda tecnica(HTML) 22 Page - STMicroelectronics

Back Button STM32MP151C Datasheet HTML 18Page - STMicroelectronics STM32MP151C Datasheet HTML 19Page - STMicroelectronics STM32MP151C Datasheet HTML 20Page - STMicroelectronics STM32MP151C Datasheet HTML 21Page - STMicroelectronics STM32MP151C Datasheet HTML 22Page - STMicroelectronics STM32MP151C Datasheet HTML 23Page - STMicroelectronics STM32MP151C Datasheet HTML 24Page - STMicroelectronics STM32MP151C Datasheet HTML 25Page - STMicroelectronics STM32MP151C Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 253 page
background image
Functional overview
STM32MP151C/F
22/253
DS12501 Rev 3
3.2
Arm® Cortex®-M4 with FPU
The Arm® Cortex®-M4 with FPU core is a 32-bit RISC processor that features exceptional
code-efficiency, delivering the high-performance expected from an Arm core in the memory
size usually associated with 8- and 16-bit devices.
The processor supports a set of DSP instructions which allow efficient signal processing and
complex algorithm execution.
Its single precision FPU (floating point unit) speeds up software development by using
metalanguage development tools, while avoiding saturation.
Note:
Cortex-M4 with FPU core is binary compatible with the Cortex-M3 core.
Memory protection unit (MPU)
The memory protection unit (MPU) manages the Cortex®-M4 access rights and the
attributes of the system resources. It has to be programmed and enabled before use. Its
main purposes are to prevent an untrusted user program to accidentally corrupt data used
by the OS and/or by a privileged task, but also to protect data processes or read-protect
memory regions.
The MPU defines access rules for privileged accesses and user program accesses. It
allows the definition of up to 16 protected regions that can in turn be divided into up to 8
independent subregions, where region address, size, and attributes can be configured. The
protection area ranges from 32 bytes to 4 Gbytes of addressable memory.
When an unauthorized access is performed, a memory management exception is
generated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com