| Motore di ricerca datesheet componenti elettronici |
|
VT6307L Scheda tecnica(PDF) 34 Page - VIA Technologies, Inc. |
|
|
|||||||||||||||||||||||||||||
VT6307L Scheda tecnica(HTML) 34 Page - VIA Technologies, Inc. |
|
34 / 54 page ![]() VT6307 PCI 1394a Host Controller Revision 1.2 October 1, 2002 -28- Register Descriptions Technologies, Inc. We Connect We Connect We Connect We Connect Offset 90 (Set), 94 (Clear) – Iso Xmit Interrupt Events RW 31-8 Reserved ........................................ always reads 0 7-0 Isochronous Transmit Context . default = undefined An interrupt is generated by an isochronous transmit context if an “Output Last DMA” command completes and its “i” bits are set to “interrupt always”. Software clears the bits in this register by writing one bits to the “Clear” address. Bits in this register will only get set to one if the corresponding bits in the mask register are set to one. Offset 98 (Set), 9C (Clear) – Iso Xmit Interrupt Mask . RW 31-8 Reserved ........................................ always reads 0 7-0 Iso Transmit Context Mask....... default = undefined Setting bits in this register enables interrupts to be generated by the corresponding isochronous transmit context Offset A0 (Set), A4 (Clear) – Iso Rcv Interrupt Events RW 31-4 Reserved ........................................ always reads 0 3-0 Isochronous Receive Context ... default = undefined An interrupt is generated by an isochronous receive context if an “Input Last DMA” command completes and its “i” bits are set to “interrupt always”. Software clears the bits in this register by writing one bits to the “Clear” address. Bits in this register will only get set to one if the corresponding bits in the mask register are set to one. Offset A8 (Set), AC (Clear) – Iso Rcv Interrupt Mask.. RW 31-4 Reserved ........................................ always reads 0 3-0 Iso Receive Context Mask.......... default = undefined Setting bits in this register enables interrupts to be generated by the corresponding isochronous receive context Offset B3-B0 – Initial Bandwidth Available ................... RW 31-13 Reserved ........................................always reads 0 12-0 Initial Bandwidth Available.............default = 1333h Offset B7-B4 – Initial Channels Available High............. RW 31-0 Initial Channels Available..... default = FFFF FFFFh Offset BB-B8 – Initial Channels Available Low............. RW 31-0 Initial Channels Available..... default = FFFF FFFFh |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |