XIO2001IPNP datasheet(90/144 Pages) TI

90 / 144 page

XIO2001

SCPS212I – MAY 2009 – REVISED JANUARY 2016

www.ti.com

Product Folder Links: XIO2001

Submit Documentation Feedback

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Table 60. Cache Timer Transfer Limit Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:8

RSVD

Reserved. Returns 00h when read.

7:0(1)

CACHE_TMR_XFR

_LIMIT

Number of PCI cycle starts that have to occur without a read hit on the completion data

buffer, before the cache data can be discarded.

8.4.78 Cache Timer Lower Limit Register

Minimum number of clock cycles that must have passed without a read hit on the completion data buffer before

the "cache miss limit" check can be triggered. See Table 61 for a complete description of the register contents.

PCI register offset:

ECh

Read/Clear

Default value:

007Fh

BIT NUMBER

RESET STATE

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Table 61. Cache Timer Lower Limit Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:12

RSVD

Reserved. Returns 0h when read.

11:0(1)

CACHE_TIMER

_LOWER_LIMIT

Minimum number of clock cycles that must have passed without a read hit on the

completion data buffer before the "cache miss limit" check can be triggered.

8.4.79 Cache Timer Upper Limit Register

Discard cached data after this number of clock cycles have passed without a read hit on the completion data

buffer. See Table 62 for a complete description of the register contents.

PCI register offset:

EEh

Read/Clear

Default value:

01C0h

BIT NUMBER

RESET STATE

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Table 62. Cache Timer Upper Limit Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:12

RSVD

Reserved. Returns 0h when read.

11:0(1)

CACHE_TIMER

_UPPER_LIMIT

Discard cached data after this number of clock cycles have passed without a read hit on

the completion data buffer.

XIO2001IPNP Scheda tecnica(PDF) 90 Page - Texas Instruments

XIO2001IPNP Scheda tecnica(HTML) 90 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL