HD404816FS datasheet(15/100 Pages) RENESAS

15 / 100 page

HD404818 Series

Bit 3

Bit 2

Bit 1

Bit 0

IM0

(IM of

INT )

IF0

(IF of

INT )

RSP

(Reset SP bit)

(Interrupt enable flag)

IMTA

(IM of timer A)

IFTA

(IF of timer A)

IM1

(IM of

INT )

IF1

(IF of

INT )

IMTC

(IM of timer C)

IFTC

(IF of timer C)

IMTB

(IM of timer B)

IFTB

(IF of timer B)

Not used

IMS

(IM of serial)

IFS

(IF of serial)

$000

$001

$002

$003

DTON

Direct transfer on flag

Not used

WDON

(Watchdog on flag)

LSON

(Low speed on flag)

Not used

$020

$021

$023

IF:

IM:

IE:

SP:

Note:

Bits in the interrupt control bits area and register flag area are set by the SEM or SEMD

instruction, reset by the REM or REMD instruction, and tested by the TM or TMD instruction.

Other instructions have no effect.

However, note the following usage limitations of RAM bit manipulation instructions.

Interrupt request flag

Interrupt mask

Interrupt enable flag

Stack pointer

RSP

WDON

DTON

SEM/SEMD

Not executed

Allowed

Not executed in active mode

Used in subactive mode

REM/REMD

Allowed

Not executed

Allowed

TM/TMD

Allowed

Inhibited

Allowed

Note:

WDON is reset only by MCU reset.

DTON is always reset in active mode.

If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in

ST becomes invalid.

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

HD404816FS Scheda tecnica(PDF) 15 Page - Renesas Technology Corp

HD404816FS Scheda tecnica(HTML) 15 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Scheda tecnica Scarica

Link URL