| Motore di ricerca datesheet componenti elettronici |
|
STM32MP157F Scheda tecnica(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32MP157F Scheda tecnica(HTML) 21 Page - STMicroelectronics |
|
21 / 260 page ![]() DS12505 Rev 5 21/260 STM32MP157C/F Functional overview 59 3 Functional overview 3.1 Dual-core Arm® Cortex®-A7 subsystem 3.1.1 Features • ARMv7-A architecture • 32-Kbyte L1 instruction cache for each CPU • 32-Kbyte L1 data cache for each CPU • 256-Kbyte level2 cache • Arm® + Thumb®-2 instruction set • Arm® TrustZone® security technology • Arm® NEON™ Advanced SIMD • DSP and SIMD extensions • VFPv4 floating-point • Hardware virtualization support • Embedded trace module (ETM) • Integrated generic interrupt controller (GIC) with 256 shared peripheral interrupts • Integrated generic timer (CNT) 3.1.2 Overview The Cortex-A7 processor is a very energy-efficient applications processor designed to provide rich performance in high-end wearables, and other low-power embedded and consumer applications. It provides up to 20 % more single thread performance than the Cortex-A5 and provides similar performance than the Cortex-A9. The Cortex-A7 incorporates all features of the high-performance Cortex-A15 and Cortex- A17 processors, including virtualization support in hardware, NEON™, and 128-bit AMBA®4 AXI bus interface. The Cortex-A7 processor builds on the energy-efficient 8-stage pipeline of the Cortex-A5 processor. It also benefits from an integrated L2 cache designed for low-power, with lower transaction latencies and improved OS support for cache maintenance. On top of this, there is improved branch prediction and improved memory system performance, with 64-bit load- store path, 128-bit AMBA 4 AXI buses and increased TLB size (256 entry, up from 128 entry for Cortex-A9 and Cortex-A5), increasing performance for large workloads such as web browsing. Thumb-2 technology Delivers the peak performance of traditional Arm® code while also providing up to a 30 % reduction in memory requirement for instructions storage. TrustZone technology Ensures reliable implementation of security applications ranging from digital rights management to electronic payment. Broad support from technology and industry partners. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |