MPC9456

MOTOROLA

TIMING SOLUTIONS

6

TA = –40 to +85°C)a b

Symbol

Characteristics

Min

Typ

Max

Unit

Condition

tsk(O)

Output-to-output Skew

Within one bank

Any output bank, same output divider

Any output, Any output divider

150

250

350

ps

ps

ps

tsk(PP)

Device-to-device Skew

2.5

ns

tPLH,HL

Propagation delay

PCLK to any Q

See 3.3V table

tSK(P)

DCQ

Output pulse skewc

Output Duty Cycle

÷1 or ÷2 output

45

50

250

55

ps

%

DCREF = 50%

a.

AC characteristics apply for parallel output termination of 50

Ω to VTT.

b.

For all other AC specifications, refer to 2.5V or 3.3V tables according to the supply voltage of the output bank.

c.

Output pulse skew is the absolute difference of the propagation delay times: | tpLH - tpHL |.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com