VSC8221 datasheet(38/138 Pages) MICROSEMI

Il numero della parte	VSC8221

Spiegazioni elettronici	Single Port 10/100/1000BASE-T PHY with1.25 Gbps SerDes for SFPs/GBICs

PDF	138 Pages

Scroll/Zoom	100%

Produttore elettronici	MICROSEMI [Microsemi Corporation]

Homepage	http://www.microsemi.com

Logo

38 / 138 page

VSC8221

Data Sheet

VMDS-10106 Revision 4.1

December 2006

38 of 40

12.1.4 Read Operation - Sequential Read

• R4..R0 are the 5 bits of the Register address

• M7..M0 are bits of the Upper byte of the 16 bit Register data

• L7..L0 are bits of the Lower byte of the 16 bit Register data

12.2 PHY Register Access with SMi in iEEE Mode

in iEEE mode, the SMi is fully compliant with the iEEE 802.3-2000 Mii interface specifications.

in iEEE mode, the SMi pins function as follows:

As many as 32 PHYs (32 distinct PHY Addresses) can share a common iEEE SMi signal pair (MDC, MDiO).

Table 18. SMi Pin Descriptions - iEEE Mode

Pin Name

Description

MDC

Clock input, 0 – 12.5 Mhz.

MDiO

Bidirectional Data. This pin should be pulled high on the board using a 4.7k

Ω to

10k

Ω resistor.

MDiNT

Active Low or Active High open drain interrupt output.

From Host to PHY/Receiver

From PHY/Receiver to Host

MSB for Register R

LSB for Register R+n

LSB for Register R+1

MSB for Register R+1

LSB for Register R

VSC8221 Scheda tecnica(PDF) 38 Page - Microsemi Corporation