| Motore di ricerca datesheet componenti elettronici |
|
MCP48FVB21 Scheda tecnica(PDF) 17 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP48FVB21 Scheda tecnica(HTML) 17 Page - Microchip Technology |
|
17 / 84 page ![]() 2015 Microchip Technology Inc. DS20005466A-page 17 MCP48FVBXX DC Notes: 1. This parameter is ensured by design. 2. This parameter is ensured by characterization. 3. POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay. 4. Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = ‘10’. 5. The PDxB:PDxA = ‘01’, ‘10’, and ‘11’ configurations should have the same current. 6. By design, this is the worst-case current mode. 7. Resistance is defined as the resistance between the VREF pin (mode VRxB:VRxA = ‘10’) to VSS pin. For dual-channel devices (MCP48FVBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is that of the two resistor ladders measured in parallel. 8. This gain error does not include offset error. 9. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device). 10. Code range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, codes 100 to 4000. 11. Variation of one output voltage to mean output voltage. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |