Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ICS84324 Scheda tecnica(PDF) 7 Page - Integrated Circuit Systems

Il numero della parte ICS84324
Spiegazioni elettronici  CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER WITH FANOUT BUFFER
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ICST [Integrated Circuit Systems]
Homepage  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS84324 Scheda tecnica(HTML) 7 Page - Integrated Circuit Systems

Back Button ICS84324 Datasheet HTML 3Page - Integrated Circuit Systems ICS84324 Datasheet HTML 4Page - Integrated Circuit Systems ICS84324 Datasheet HTML 5Page - Integrated Circuit Systems ICS84324 Datasheet HTML 6Page - Integrated Circuit Systems ICS84324 Datasheet HTML 7Page - Integrated Circuit Systems ICS84324 Datasheet HTML 8Page - Integrated Circuit Systems ICS84324 Datasheet HTML 9Page - Integrated Circuit Systems ICS84324 Datasheet HTML 10Page - Integrated Circuit Systems ICS84324 Datasheet HTML 11Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
84324EM
www.icst.com/products/hiperclocks.html
REV. A SEPTEMBER 18, 2003
7
Integrated
Circuit
Systems, Inc.
ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER
PRELIMINARY
APPLICATION INFORMATION
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS84324 provides sepa-
rate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
CC, VCCA and VCCO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required.
Figure 2 illustrates how
a 24
Ω resistor along with a 10µF and a .01µF bypass
capacitor should be connected to each V
CCA pin.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 2. POWER SUPPLY FILTERING
24
Ω
V
CCA
10
µF
.01
µF
3.3V
.01
µF
V
CC
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
(V
OH + VOL / VCC – 2) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs.Therefore, terminat-
ing resistors (DC current path to ground) or current sources
must be used for functionality. These outputs are designed to
FIGURE 3B. LVPECL OUTPUT TERMINATION
FIGURE 3A. LVPECL OUTPUT TERMINATION
drive 50
Ω transmission lines. Matched impedance techniques
should be used to maximize operating frequency and minimize
signal distortion.
Figures 3A and 3B show two different layouts
which are recommended only as guidelines. Other suitable clock
layouts may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR LVPECL OUTPUTS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com