Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

ICS853052 Scheda tecnica(PDF) 8 Page - Integrated Circuit Systems

Il numero della parte ICS853052
Spiegazioni elettronici  DUAL LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V, 3.3V, 5V LVPECL MULTIPLEXER
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ICST [Integrated Circuit Systems]
Homepage  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS853052 Scheda tecnica(HTML) 8 Page - Integrated Circuit Systems

Back Button ICS853052 Datasheet HTML 4Page - Integrated Circuit Systems ICS853052 Datasheet HTML 5Page - Integrated Circuit Systems ICS853052 Datasheet HTML 6Page - Integrated Circuit Systems ICS853052 Datasheet HTML 7Page - Integrated Circuit Systems ICS853052 Datasheet HTML 8Page - Integrated Circuit Systems ICS853052 Datasheet HTML 9Page - Integrated Circuit Systems ICS853052 Datasheet HTML 10Page - Integrated Circuit Systems ICS853052 Datasheet HTML 11Page - Integrated Circuit Systems ICS853052 Datasheet HTML 12Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
853052AG
www.icst.com/products/hiperclocks.html
REV. A JULY 1, 2004
8
Integrated
Circuit
Systems, Inc.
ICS853052
DUAL LVCMOS / LVTTL-TO-DIFFERENTIAL
2.5V, 3.3V, 5V LVPECL MULTIPLEXER
PRELIMINARY
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must
be used for functionality. These outputs are designed to drive
50
Ω transmission lines. Matched impedance techniques should
be used to maximize operating frequency and minimize signal
distortion.
Figures 2A and 2B show two different layouts which
are recommended only as guidelines. Other suitable clock lay-
outs may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR 3.3V LVPECL OUTPUTS
FIGURE 2B. LVPECL OUTPUT TERMINATION
FIGURE 2A. LVPECL OUTPUT TERMINATION
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
TERMINATION FOR 5V LVPECL OUTPUT
This section shows examples of 5V LVPECL output termina-
tion.
Figure 3A shows standard termination for 5V LVPECL. The
termination requires matched load of 50
Ω resistors pull down to
Zo = 50 Ohm
R2
50
Zo = 50 Ohm
5V
3V
PECL
+
-
R1
50
5V
PECL
R4
84
5V
Zo = 50 Ohm
R3
84
R2
125
5V
PECL
PECL
+
-
Zo = 50 Ohm
R1
125
FIGURE 3A. STANDARD 5V PECL OUTPUT TERMINATION
FIGURE 3B. 5V PECL OUTPUT TERMINATION EXAMPLE
V
CC - 2V = 3V at the receiver. Figure 3B shows Thevenin equiva-
lence of Figure 3A. In actual application where the 3V DC power
supply is not available, this approached is normally used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com