P5021 datasheet(117/155 Pages) NXP

117 / 155 page

Electrical characteristics

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Freescale Semiconductor

117

2.20.5.2.3

XAUI receiver AC timing specifications

This table defines the receiver AC specifications for XAUI. RefClk jitter is not included.

This figure shows the single-frequency sinusoidal jitter limits.

Figure 44. Single-Frequency Sinusoidal Jitter Limits

Table 74. XAUI receiver AC timing specifications

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Typical

Max

Unit

Notes

Deterministic jitter tolerance

0.37

—

UI p-p

Combined deterministic and random

jitter tolerance

JDR

0.55

—

UI p-p

Total jitter tolerance

0.65

—

UI p-p

1, 2

Bit error rate

BER

—

10–12

——

Unit Interval: 3.125 GBaud

320 – 100 ppm

320

320 + 100 ppm

—

Notes:

1. Measured at receiver

2. Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The

sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 44. The sinusoidal jitter component

is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

8.5 UI p-p

0.10 UI p-p

Sinusoidal

jitter

amplitude

22.1 kHz

1.875 MHz

20 MHz

Frequency

P5021 Scheda tecnica(PDF) 117 Page - NXP Semiconductors

P5021 Scheda tecnica(HTML) 117 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL