SH7041A datasheet(139/923 Pages) RENESAS

139 / 923 page

101

6.1.3

Pin Configuration

Table 6.1 shows the INTC pin configuration.

Table 6.1

Pin Configuration

Name

Abbreviation

I/O

Function

Non-maskable interrupt input pin

NMI

Input of non-maskable interrupt

request signal

Interrupt request input pins

IRQ0–IRQ7

Input of maskable interrupt request

signals

Interrupt request output pin

IRQOUT

Output of notification signal when an

interrupt has occurred

6.1.4

The INTC has the 10 registers shown in table 6.2. These registers set the priority of the interrupts

and control external interrupt input signal detection.

Table 6.2

Name

Abbr.

R/W

Initial Value Address

Access Sizes

Interrupt priority register A

IPRA

R/W

H'0000

H'FFFF8348

8, 16, 32

Interrupt priority register B

IPRB

R/W

H'0000

H'FFFF834A

8, 16, 32

Interrupt priority register C

IPRC

R/W

H'0000

H'FFFF834C

8, 16, 32

Interrupt priority register D

IPRD

R/W

H'0000

H'FFFF834E

8, 16, 32

Interrupt priority register E

IPRE

R/W

H'0000

H'FFFF8350

8, 16, 32

Interrupt priority register F

IPRF

R/W

H'0000

H'FFFF8352

8, 16, 32

Interrupt priority register G

IPRG

R/W

H'0000

H'FFFF8354

8, 16, 32

Interrupt priority register H

IPRH

R/W

H'0000

H'FFFF8356

8, 16, 32

Interrupt control register

ICR

R/W

H'FFFF8358

8, 16, 32

IRQ status register

ISR

R(W)*

H'0000

H'FFFF835A

8, 16, 32

Notes: *1 The value when the NMI pin is high is H'8000; when the NMI pin is low, it is H'0000.

*2 Only 0 can be written, in order to clear flags.

SH7041A Scheda tecnica(PDF) 139 Page - Renesas Technology Corp

SH7041A Scheda tecnica(HTML) 139 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL