DLPA2000 datasheet(54/63 Pages) TI

54 / 63 page

Table 10-5. High Speed PCB Signal Routing Matching Requirements

SIGNAL GROUP LENGTH MATCHING(1) (2) (3)

INTERFACE

SIGNAL GROUP

REFERENCE SIGNAL

MAX MISMATCH(4)

UNIT

DMD(5)

DMD_HS_WDATA_C_P

DMD_HS_WDATA_C_N

DMD_HS_CLK_P

DMD_HS_CLK_N

±1.0

(±25.4)

(mm)

DMD_HS_WDATA_D_P

DMD_HS_WDATA_D_N

DMD_HS_WDATA_E_P

DMD_HS_WDATA_E_N

DMD_HS_WDATA_F_P

DMD_HS_WDATA_F_N

DMD

DMD_HS_WDATA_x_P

DMD_HS_WDATA_x_N

±0.025

(±0.635)

(mm)

DMD

DMD_HS_CLK_P

DMD_HS_CLK_N

±0.025

(±0.635)

(mm)

DMD

DMD_LS_WDATA

DMD_LS_RDATA

DMD_LS_CLK

±0.2

(±5.08)

(mm)

DMD

DMD_DEN_ARSTZ

N/A

(mm)

(1)

The length matching values apply to PCB routing lengths only. Internal package routing mismatch associated with the DLPC34xx

controller or the DMD require no additional consideration.

(2)

Training is applied to DMD HS data lines. This is why the defined matching requirements are slightly relaxed compared to the LS data

lines.

(3)

DMD LS signals are single ended.

(4)

Mismatch variance for a signal group is always with respect to the reference signal.

(5)

DMD HS data lines are differential, thus these specifications are pair-to-pair.

DLPC3420

DLPS232 – OCTOBER 2021

www.ti.com

Submit Document Feedback

Product Folder Links: DLPC3420

DLPA2000 Scheda tecnica(PDF) 54 Page - Texas Instruments

DLPA2000 Scheda tecnica(HTML) 54 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Scheda tecnica Scarica

Link URL