ADIN1100CCPZ-R7 datasheet(36/78 Pages) AD

36 / 78 page

Data Sheet

ADIN1100

analog.com

Rev. 0 | 36 of 78

The management interface provides a 2-wire serial interface

(MDIO) between a host controller (such as micro-controller or an

external MAC chip) and the ADIN1100, allowing read and write

operations in the management registers.

The management interface of the ADIN1100 is compatible with both

IEEE Standard 802.3 Clause 22 and IEEE Standard 802.3 Clause

45.

The hardware configuration pins determine the default value of

some registers after power-up, hardware reset, or software reset.

For those registers, the reset value referenced in the register bit

description tables is listed as pin dependent. This dependency

allows the ADIN1100 to be configured in hardware without the

need for software operations over the MDIO interface (unmanaged

application).

The Hardware Configuration Pins section provides full details on

configuration pin setup for managed and unmanaged applications.

The access permissions of the registers are as follows:

►

R/W: read/write

►

R: read only

►

R LL: read only, latch low

►

R LH: read only, latch high

►

R/W SC: read/write, self clear

►

R SC: read only, self clear

CLAUSE 22

IEEE Standard 802.3 Clause 22 allows access to up to 32 registers

in 32 different PHY addresses.

The IEEE Clause 22 MMD register access format is shown in Table

27 and Table 28.

Table 27. Clause 22 Frame Format

MSB

LSB

D31 to D30

D29 to D28

D27 to D23

D22 to D18

D17 to D16

D15 to D0

PHYADR

REGAD

Data

Table 28. Clause 22 Input Register Decode

Bit

Description

2-bit start of frame (01 for Clause 22)

2-bit operation code

01: write

10: read

PHYADR

5-bit PHY address

REGAD

5-bit register address

2-bit turn around field used to avoid contention during a read transition, 2-bit time spacing between register address field and data field

Data

16-bit data, MSB first

ADIN1100CCPZ-R7 Scheda tecnica(PDF) 36 Page - Analog Devices

ADIN1100CCPZ-R7 Scheda tecnica(HTML) 36 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Scheda tecnica Scarica

Link URL