USB7056SLASHKDX datasheet(14/55 Pages) MICROCHIP

14 / 55 page

USB7056

DS00002675F-page 14

 2022 Microchip Technology Inc. and its subsidiaries

Note 3-1

Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N

(external chip reset). Configuration straps are identified by an underlined symbol name. Signals that

function as configuration straps must be augmented with an external resistor when connected to a

load. For additional information, refer to Section 3.3, Configuration Straps and Programmable

Functions.

3.3

Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset

(RESET_N) to determine the default configuration of a particular feature. The state of the signal is latched following

deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the var-

ious device configuration straps and associated programmable pin functions.

3.3.1

PORT DISABLE CONFIGURATION (PRT_DIS_P[6:1] / PRT_DIS_M[6:1])

The PRT_DIS_P[6:1] / PRT_DIS_M[6:1] configuration straps are used in conjunction to disable the related port (6-1)

For PRT_DIS_Px (where x is the corresponding port 6-1):

0 = Port x D+ Enabled

1 = Port x D+ Disabled

For PRT_DIS_Mx (where x is the corresponding port 6-1):

0 = Port x D- Enabled

1 = Port x D- Disabled

+1.2V Core

Power Supply

Input

VDD12

+1.2 V digital core power supply input.

Ground

VSS

Common ground.

This exposed pad must be connected to the ground

plane with a via array.

Note:

The system designer must ensure that configuration straps meet the timing requirements specified in

Section 9.6.2, Power-On and Configuration Strap Timing and Section 9.6.3, Reset and Configuration Strap

Timing. If configuration straps are not at the correct voltage level prior to being latched, the device may

capture incorrect strap values.

Note:

Both PRT_DIS_Px and PRT_DIS_Mx (where x is the corresponding port) must be tied to 3.3 V to disable

the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.0

port.

TABLE 3-1:

PIN DESCRIPTIONS (CONTINUED)

Name

Symbol

Buffer

Type

Description

USB7056/KDX Scheda tecnica(PDF) 14 Page - Microchip Technology

USB7056/KDX Scheda tecnica(HTML) 14 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Scheda tecnica Scarica

Link URL