| Motore di ricerca datesheet componenti elettronici |
|
DP8500 Scheda tecnica(PDF) 39 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP8500 Scheda tecnica(HTML) 39 Page - National Semiconductor (TI) |
|
39 / 70 page ![]() 90 Programming and Resetting (Continued) 93 EXTERNAL RESET At power up if the internal power up reset worked all inter- nal latches and flip-flops are cleared The power up state is entered by asserting ML and DISRFSH for 16 positive edg- es of CLK After 16 clocks if the user negates DISRFSH before negating ML as shown in Figure 51 ML negated will program the chip If ML is negated before or at the same time as DISRFSH as shown in Figure 52 the chip will not be programmed After the chip is programmed the 60 ms ini- tialization period will be entered into if this is the first pro- gramming after power up or reset The user must perform an external reset before programming the DP8520A21A 22A TLF9338 – A2 FIGURE 51 Chip Reset and Programmed TLF9338 – A3 FIGURE 52 Chip Reset but Not Programmed 39 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |