| Motore di ricerca datesheet componenti elettronici |
|
MIMXRT406LCJM4A Scheda tecnica(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MIMXRT406LCJM4A Scheda tecnica(HTML) 41 Page - NXP Semiconductors |
|
41 / 72 page ![]() Electrical characteristics i.MX RT1015 Crossover Processors Data Sheet for Consumer Products, Rev. 3.1, 03/2022 NXP Semiconductors 41 Figure 19. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B1) Figure 20. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B2) 4.5.1.1 FlexSPI output/write timing The following sections describe output signal timing for the FlexSPI controller including control signals and data outputs. 4.5.1.1.1 SDR mode Table 36. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (Case B2) Symbol Parameter Min Max Unit — Frequency of operation — 166 MHz TSCKD Time from SCK to data valid — — ns TSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -1 1 ns Table 37. FlexSPI output timing in SDR mode Symbol Parameter Min Max Unit — Frequency of operation — 1661 MHz Tck SCK clock period 6.0 — ns TDVO Output data valid time — 1 ns TDHO Output data hold time -1 — ns TSCKD TSCKDQS SIO[0:7] DQS SCK TSCKD TSCK2DQS SCK2 SIO[0:7] DQS SCK |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |