ART2K0FE_2K0FES_2K0FEG

All information provided in this document is subject to legal disclaimers.

© Ampleon Netherlands B.V. 2022. All rights reserved.

Product data sheet

Rev. 4 — 22 March 2022

12 of 18

ART2K0FE(S)(G)

Power LDMOS transistor

Fig 12. Package outline SOT539BN

References

Outline

version

European

projection

Issue date

IEC

JEDEC

JEITA

SOT539BN

sot539bn_po

20-04-20

mm

max

nom

min

4.7

4.2

11.81

11.56

31.55

30.94

31.52

30.96

9.5

9.3

9.53

9.27

1.75

1.50

17.12

16.10

3.48

2.97

10.29

10.03

0.25

A

Dimensions

Earless flanged balanced ceramic package; 4 leads

SOT539BN

bc

0.18

0.10

e

13.72

FH

25.53

25.27

LQ

2.26

2.01

32.39

32.13

0.25

inches

max

nom

min

0.185

0.165

0.465

0.455

1.242

1.218

1.241

1.219

0.374

0.366

0.375

0.365

0.069

0.059

0.674

0.634

0.137

0.117

0.405

0.395

0.01

0.007

0.004

0.54

1.005

0.995

0.089

0.079

1.275

1.265

0.01

0

5

10 mm

scale

c

E

Q

e

H

L

b

D

1

2

3

4

D

D

A

F

5

Note

1. millimeter dimensions are derived from the original inch dimensions.

2. ceramic window frame has a minimum thickness of 0.400 mm.

X

(note 2)

detail X