PIC16F616-ESLASHML datasheet(30/172 Pages) APEX

30 / 172 page

PIC16F616/16HV616

DS41288A-page 28

Preliminary

4.2.4

PIN DESCRIPTIONS AND

DIAGRAMS

Each PORTA pin is multiplexed with other functions.

The pins and their combined functions are briefly

described

here.

For

specific

information

about

individual functions such as the Comparator or the

ADC, refer to the appropriate section in this data sheet.

4.2.4.1

RA0/AN0/C1IN+/ICSPDAT

Figure 4-1 shows the diagram for this pin. The RA0 pin

is configurable to function as one of the following:

• a general purpose I/O

• an analog input for the ADC

• an analog non-inverting input to the comparator

• In-Circuit Serial Programming data

4.2.4.2

RA1/AN1/C12IN0-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1 pin

is configurable to function as one of the following:

• a general purpose I/O

• an analog input for the ADC

• an analog inverting input to the comparator

• a voltage reference input for the ADC

• In-Circuit Serial Programming clock

FIGURE 4-1:

BLOCK DIAGRAM OF RA0

VDD

VSS

VDD

Weak

RD PORTA

IOCA

Interrupt-on-

To Comparator

Analog(1)

Input Mode

RAPU

Analog(1)

Input Mode

Change

WPUA

Data Bus

WPUA

PORTA

TRISA

PORTA

Note

Comparator mode and ANSEL determines Analog Input mode.

To A/D Converter

I/O Pin

PIC16F616-E/ML Scheda tecnica(PDF) 30 Page - Cirrus Logic

PIC16F616-E/ML Scheda tecnica(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL