Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

DS42MB200 Scheda tecnica(PDF) 5 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Il numero della parte DS42MB200
Spiegazioni elettronici  Dual 4.25 Gb/s 1:2 Mux/Buffer with Input Equalization and Output Pre-Emphasis
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

DS42MB200 Scheda tecnica(HTML) 5 Page - National Semiconductor (TI)

  DS42MB200 Datasheet HTML 1Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 2Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 3Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 4Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 5Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 6Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 7Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 8Page - National Semiconductor (TI) DS42MB200 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
Pin Descriptions (Continued)
Pin Name
Pin
Number
I/O
Description
POWER
V
CC
2, 8, 14,
20, 29, 35,
38, 44
PV
CC = 3.3V ± 5%.
Each V
CC pin should be connected to the VCC plane through a low inductance path,
typically with a via located as close as possible to the landing pad of the V
CC pin.
It is recommended to have a 0.01 µF or 0.1 µF, X7R, size-0402 bypass capacitor from
each V
CC pin to ground plane.
GND
5, 11, 17,
32, 41
P
Ground reference. Each ground pin should be connected to the ground plane through a low
inductance path, typically with a via located as close as possible to the landing pad of the
GND pin.
GND
DAP
P
Die Attach Pad (DAP) is the metal contact at the bottom side, located at the center of the
LLP-48 package. It should be connected to the GND plane with at least 4 via to lower the
ground impedance and improve the thermal performance of the package.
Note: I = Input, O = Output, P = Power
Functional Description
The DS42MB200 is a signal conditioning 2:1 multiplexer and
a 1:2 buffer designed to support port redundancy up to 4.25
Gb/s. Each input stage has a fixed equalizer that provides
equalization to compensate about 5 dB of transmission loss
from a short backplane trace (about 10 inches backplane).
The output driver has pre-emphasis (driver-side equaliza-
tion) to compensate the transmission loss of the backplane
that it is driving. The driver conditions the output signal such
that the lower frequency and higher frequency pulses reach
approximately the same amplitude at the end of the back-
plane, and minimize the deterministic jitter caused by the
amplitude disparity. The DS42MB200 provides 4 steps of
user-selectable pre-emphasis ranging from 0, -3, -6 and –9
dB to handle different lengths of backplane. Figure 1 shows
a driver pre-emphasis waveform. The pre-emphasis duration
is 200ps nominal, corresponds to 0.75 bit-width at 4 Gb/s.
The pre-emphasis levels of switch-side and line-side can be
individually programmed.
The high speed inputs are self-biased to about 1.5V and are
designed for AC coupling. The inputs are compatible to most
AC coupling differential signals such as LVDS, LVPECL and
CML.
TABLE 1. LOGIC TABLE FOR MULTIPLEX CONTROLS
MUX_S0
Mux Function
0
MUX_0 select switch_B input, SIB_0±.
1 (default)
MUX_0 select switch_A input, SIA_0±.
MUX_S1
Mux Function
0
MUX_1 select switch_B input, SIB_1±.
1 (default)
MUX_1 select switch_A input, SIA_0±.
TABLE 2. LOGIC TABLE FOR LOOPBACK Controls
LB0A
Loopback Function
0
Enable loopback from SIA_0± to SOA_0±.
1 (default)
Normal mode. Loopback disabled.
LB0B
Loopback Function
0
Enable loopback from SIB_0± to SOB_0±.
1 (default)
Normal mode. Loopback disabled.
LB1A
Loopback Function
0
Enable loopback from SIA_1± to SOA_1±.
1 (default)
Normal mode. Loopback disabled.
LB1B
Loopback Function
0
Enable loopback from SIB_1± to SOB_1±.
1 (default)
Normal mode. Loopback disabled.
www.national.com
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com