| Motore di ricerca datesheet componenti elettronici |
|
R5F5671CDDFB Scheda tecnica(PDF) 97 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F5671CDDFB Scheda tecnica(HTML) 97 Page - Renesas Technology Corp |
|
97 / 178 page ![]() R01DS0373EJ0110 Rev.1.10 Page 97 of 178 Apr 15, 2022 RX671 Group 2. Electrical Characteristics Note 1. If the main clock oscillator is selected by the CLKOUT output source select bit (CKOCR.CKOSEL[2:0]) and the external clock input is selected by the main clock oscillator switching bit (MOFCR.MOSEL), the pulse width depends on the input clock wave form. Figure 2.12 CLKOUT Pin Output Timing Table 2.22 CLKOUT Pin Output Timing Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V, Ta = Topr, High-drive output is selected by the drive capacity control register Item Symbol Min. Typ. Max. Unit Test Conditions CLKOUT pin output cycle time tCcyc 25 — — ns Figure 2.12 tCcyc = 25 ns CLKOUT pin output high pulse width*1 tCH 5— — ns CLKOUT pin output low pulse width*1 tCL 5— — ns CLKOUT pin output rising time tCr —— 5 ns CLKOUT pin output falling time tCf —— 5 ns tCf tCH tCcyc tCr tCL CLKOUT pin output Test Conditions VOH = 0.7 × VCC, VOL = 0.3 × VCC, C = 30pF |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |