R5F5671CDDFM datasheet(20/178 Pages) RENESAS

20 / 178 page

RX671 Group

1. Overview

R01DS0373EJ0110 Rev.1.10

Page 20 of 178

Apr 15, 2022

Address bus

A0 to A23

Output

Output pins for the address

Data bus

D0 to D15

I/O

Input and output pins for the bidirectional data bus

Multiplexed bus

A0/D0 to A15/D15

I/O

Address/data multiplexed bus

Bus control

RD#

Output

Strobe signal which indicates that reading from the external bus

interface space is in progress

WR#

Output

Strobe signal which indicates that writing to the external bus

interface space is in progress, in 1-write strobe mode

WR0#, WR1#

Output

Strobe signals which indicate that either group of data bus pins

(D7 to D0 and D15 to D8) is valid in writing to the external bus

interface space, in byte strobe mode

BC0#, BC1#

Output

Strobe signals which indicate that either group of data bus pins

(D7 to D0 and D15 to D8) is valid in access to the external bus

interface space, in 1-write strobe mode

ALE

Output

Address latch signal when address/data multiplexed bus is

selected

WAIT#

Input

Input pin for wait request signals in access to the external space

CS0# to CS7#

Output

Select signals for CS areas

SDRAM interface

CKE

Output

SDRAM clock enable signal

SDCS#

Output

SDRAM chip select signal

RAS#

Output

SDRAM row address strobe signal

CAS#

Output

SDRAM column address strove signal

WE#

Output

SDRAM write enable pin

DQM0, DQM1

Output

SDRAM I/O data mask enable signals

EXDMA controller

EDREQ0, EDREQ1

Input

External DMA transfer request pins

EDACK0, EDACK1

Output

Single address transfer acknowledge signals

Interrupt

NMI

Input

Non-maskable interrupt request pin

IRQ0 to IRQ15, IRQ0-DS to

IRQ15-DS

Input

Maskable interrupt request pins

Multi-function timer pulse

unit 3

MTIOC0A, MTIOC0B,

MTIOC0C, MTIOC0D

I/O

The TGRA0 to TGRD0 input capture input/output compare

output/PWM output pins

MTIOC1A, MTIOC1B

I/O

The TGRA1 and TGRB1 input capture input/output compare

output/PWM output pins

MTIOC2A, MTIOC2B

I/O

The TGRA2 and TGRB2 input capture input/output compare

output/PWM output pins

MTIOC3A, MTIOC3B,

MTIOC3C, MTIOC3D

I/O

The TGRA3 to TGRD3 input capture input/output compare

output/PWM output pins

MTIOC4A, MTIOC4B,

MTIOC4C, MTIOC4D

I/O

The TGRA4 to TGRD4 input capture input/output compare

output/PWM output pins

MTIC5U, MTIC5V, MTIC5W

Input

The TGRU5, TGRV5, and TGRW5 input capture input/dead

time compensation input pins

MTIOC6A, MTIOC6B,

MTIOC6C, MTIOC6D

I/O

The TGRA6 to TGRD6 input capture input/output compare

output/PWM output pins

MTIOC7A, MTIOC7B,

MTIOC7C, MTIOC7D

I/O

The TGRA7 to TGRD7 input capture input/output compare

output/PWM output pins

MTIOC8A, MTIOC8B,

MTIOC8C, MTIOC8D

I/O

The TGRA8 to TGRD8 input capture input/output compare

output/PWM output pins

MTCLKA, MTCLKB,

MTCLKC, MTCLKD

Input

Input pins for external clock signals or for phase counting mode

clock signals

Port output enable 3

POE0#, POE4#, POE8#,

POE10#, POE11#

Input

Input pins for request signals to place the MTU in the high

impedance state

Table 1.4

Pin Functions (2/8)

Classifications

Pin Name

I/O

Description

R5F5671CDDFM Scheda tecnica(PDF) 20 Page - Renesas Technology Corp

R5F5671CDDFM Scheda tecnica(HTML) 20 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL