Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STM32W108CB Scheda tecnica(PDF) 210 Page - STMicroelectronics

Il numero della parte STM32W108CB
Spiegazioni elettronici  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108CB Scheda tecnica(HTML) 210 Page - STMicroelectronics

Back Button STM32W108CB Datasheet HTML 206Page - STMicroelectronics STM32W108CB Datasheet HTML 207Page - STMicroelectronics STM32W108CB Datasheet HTML 208Page - STMicroelectronics STM32W108CB Datasheet HTML 209Page - STMicroelectronics STM32W108CB Datasheet HTML 210Page - STMicroelectronics STM32W108CB Datasheet HTML 211Page - STMicroelectronics STM32W108CB Datasheet HTML 212Page - STMicroelectronics STM32W108CB Datasheet HTML 213Page - STMicroelectronics STM32W108CB Datasheet HTML 214Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 278 page
background image
General-purpose timers
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
210/278
Doc ID 16252 Rev 14
10.3.11
Timer x counter register (TIMx_CNT)
Address offset: 0xE024 (TIM1) and 0xF024 (TIM2)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
CNT[15:0]: Counter value
10.3.12
Timer x prescaler register (TIMx_PSC)
Address offset: 0xE028 (TIM1) and 0xF028 (TIM2)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
PSC[3:0]: Prescaler value
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CNT[15:0]
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits [31:16]
Bits [15:0]
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
PSC[3:0]
rw
rw
rw
rw
Bits [31:4]
Bits [3:0]
The prescaler divides the internal timer clock frequency. The counter clock frequency
CK_CNT is equal to fCK_PSC / (2 ^ PSC[3:0]). Clock division factors can range from 1
through 32768. The division factor is loaded into the shadow prescaler register at each
update event (including when the counter is cleared through UG bit of TIM1_EGR register or
through the trigger controller when configured in reset mode).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com