 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
TDA4VE...ALZQ1 Scheda tecnica(PDF) 209 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VE...ALZQ1 Scheda tecnica(HTML) 209 Page - Texas Instruments |
|
|
209 / 251 page  7.10.5.17.2 MMC1/2 - SD/SDIO Interface MMC1 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer Specification v3.01 as well as SDIO Specification v3.00 and they support the following SD Card applications: • Default speed • High speed • UHS–I SDR12 • UHS–I SDR25 • UHS–I SDR50 • UHS–I SDR104 • UHS–I DDR50 Table 7-67 presents the required DLL software configuration settings for MMC1 timing modes. Table 7-67. MMC1 DLL Delay Mapping for All Timing Modes REGISTER NAME MMCSD12_SS_PHY_CTRL_4_REG MMCSD12_SS_PHY_CTRL_5_REG BIT FIELD [20] [15:12] [8] [4:0] [2:0] BIT FIELD NAME OTAPDLYENA OTAPDLYSEL ITAPDLYENA ITAPDLYSEL CLKBUFSEL MODE DESCRIPTION DELAY ENABLE DELAY VALUE INPUT DELAY ENABLE INPUT DELAY VALUE DELAY BUFFER DURATION Default Speed 4-bit PHY operating 3.3 V, 25 MHz 0x0 0x0 0x0 0x0 0x7 High Speed 4-bit PHY operating 3.3 V, 50 MHz 0x0 0x0 0x0 0x0 0x7 UHS-I SDR12 4-bit PHY operating 1.8 V, 25 MHz 0x1 0xF 0x0 0x0 0x7 UHS-I SDR25 4-bit PHY operating 1.8 V, 50 MHz 0x1 0xF 0x0 0x0 0x7 UHS-I SDR50 4-bit PHY operating 1.8 V, 100 MHz 0x1 0xC 0x1 Tuning 0x7 UHS-I DR50 4-bit PHY operating 1.8 V, 50 MHz 0x1 0xC 0x1 0x2 0x7 UHS-I SDR104 4-bit PHY operating 1.8, V 200 MHz 0x1 0x5 0x1 Tuning 0x7 Table 7-68 presents timing conditions for MMC1. Table 7-68. MMC1 Timing Conditions PARAMETER MIN MAX UNIT INPUT CONDITIONS SRI Input slew rate Default Speed, High Speed 0.69 2.06 V/ns UHS–I SDR12, UHS–I SDR25 0.34 1.34 V/ns USH-1 DDR50 1.00 2.00 V/ns OUTPUT CONDITIONS CL Output load capacitance All modes 1 10 pF PCB CONNECTIVITY REQUIREMENTS td(Trace Delay) Propagation delay of each trace UHS–I DDR50 240.03 1134 ps All other modes 126 1386 ps td(Trace Mismatch Delay) Propagation delay mismatch across all traces UHS–I DDR50 20 ps UHS–I SDR104 8 ps All other modes 100 ps www.ti.com TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1 SPRSP62 – DECEMBER 2022 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 209 Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
