ADSP-TS101S datasheet(21/44 Pages) AD

21 / 44 page

–21–

REV. A

ADSP-TS101S

TIMING SPECIFICATIONS

With the exception of Link Port,

IRQ3–0, DMAR3–0, TMR0E,

FLAG3–0 (input), and

TRST pins, all ac timing for the ADSP-

TS101S is relative to a reference clock edge. Because input

setup/hold, output valid/hold, and output enable/disable times

are relative to a clock edge, the timing data for the ADSP-TS101S

has few calculated (formula-based) values. For information on

ac timing, see General AC Timing. For information on link port

transfer timing, see Link Ports Data Transfer and Token Switch

Timing on Page 28.

General AC Timing

Timing is measured on signals when they cross the 1.5 V level as

described in Figure 9 on Page 27. All delays (in nanoseconds)

are measured between the point that the first signal reaches 1.5 V

and the point that the second signal reaches 1.5 V.

The ac asynchronous timing data for the

IRQ3–0, DMAR3–0,

TMR0E, FLAG3–0 (input), and

TRST pins appears in

Table 17.

The general ac timing data appears in Table 18, Table 22, and

Table 23. All ac specifications are measured with the load

specified in Figure 24 on Page 33, and with the output drive

strength set to strength 4. In order to calculate the output valid

and hold times for different load conditions and/or output drive

strengths, refer to Figure 25 on Page 33 through Figure 32 on

Page 34 (Rise and Fall Time vs. Load Capacitance) and

Figure 33 on Page 34 (Output Valid vs. Load Capacitance and

Drive Strength).

Table 17. AC Asynchronous Signal Specifications—All values in this table are in nanoseconds

Name

Description

Pulsewidth Low (min)

Pulsewidth High (min)

IRQ3–01

Interrupt request input

tCCLK + 3 ns

DMAR3–01

DMA request input

tCCLK + 4 ns

TMR0E

Timer 0 expired output

× t

SCLK ns

FLAG3–0

1, 2

Flag pins input

× t

CCLK ns

× t

CCLK ns

TRST

JTAG test reset input

1 ns

1 These input pins do not need to be synchronized to a clock reference.

2 For output specifications, see Table 22 and Table 23.

Table 18. Reference Clocks

Signal

Type

Description

Speed

Grade

(MHz)

Clock

Cycle

Min (ns)

Clock

Cycle

Max (ns)

Clock

High

Min (ns)

Clock

Low

Min (ns)

Input

Jitter

Tolerance

(ps)

CCLK

2, 3

Core Clock

250

4.0

12.5

CCLK

2, 3

Core Clock

300

3.3

12.5

LCLK_P

4, 5, 6, 7

Input Local Clock

250

Greater of 10

or CR

× 4.0

× 12.5

{40% to 60%

Duty Cycle}

100

LCLK_P

4, 5,6,7

Input Local Clock

300

Greater of 10

or CR

× (10÷3)

× 12.5

{40% to 60%

Duty Cycle}

100

SCLK_P

5,7, 8, 9

Input System Clock,

SCLKFREQ = 1

All

Greater of 10

or CCLK

× 2

{40% to 60%

Duty Cycle}

100

TCK

Input Test Clock (JTAG)

All

Greater of 30

or CCLK

× 4

12.5

1 Actual input jitter should be combined with ac specifications for accurate timing analysis.

2 CCLK is the internal DSP clock or instruction cycle time. The period of this clock is equal to the Local Clock (LCLK_P) period divided by the Local

Clock Ratio (LCLKRAT2–0). For information on available internal DSP clock rates, see the ORDERING GUIDE on Page 43.

3 The period of CCLK is tCCLK.

4 The Core Clock Ratio (CR) is 2, 2.5, 3, 3.5, 4, 5, or 6 as set by the LCLKRAT2–0 pins. For more information, see Table 4 on Page 11.

5 See Clock Domains on Page 9.

6 The period of LCLK is tLCLK.

7 LCLK_P and SCLK_P must be connected to the same source.

8 For more information, see Table 3 on Page 11.

9 The period of SCLK is tSCLK.

10The period of TCK is tTCK.

ADSP-TS101S Scheda tecnica(PDF) 21 Page - Analog Devices

ADSP-TS101S Scheda tecnica(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Scheda tecnica Scarica

Link URL