MCP6V969 datasheet(19/52 Pages) MICROCHIP

19 / 52 page

 2020 Microchip Technology Inc.

DS20006467A-page 19

MCP6V96/6U/7/9

4.0

APPLICATIONS

The MCP6V96/6U/7/9 family of zero-drift op amps is

manufactured using Microchip’s state-of-the-art CMOS

process. It is designed for precision applications with

requirements for small packages and low power. Its low

supply voltage and low quiescent current make the

MCP6V96/6U/7/9 devices ideal for battery-powered

applications.

4.1

Overview of Zero-Drift Operation

Figure 4-1 shows a simplified diagram of the

MCP6V96/6U/7/9 zero-drift op amp. This diagram will

be used to explain how slow voltage errors are reduced

in this architecture (much better VOS, VOS/TA (TC1),

CMRR, PSRR, AOL and 1/f noise).

FIGURE 4-1:

Simplified Zero-Drift Op

Amp Functional Diagram.

4.1.1

BUILDING BLOCKS

The main amplifier is designed for high gain and

bandwidth, with a differential topology. Its main input

pair (+ and - pins at the top left) is used for the higher

frequency portion of the input signal. Its auxiliary input

pair (+ and - pins at the bottom left) is used for the

low-frequency portion of the input signal and corrects

the op amp’s input offset voltage. Both inputs are

added together internally.

The auxiliary amplifier, chopper input switches and

chopper output switches provide a high DC gain to the

input signal. DC errors are modulated to higher

frequencies, while white noise is modulated to a low

frequency.

The low-pass filter reduces high-frequency content,

including harmonics of the chopping clock.

The output buffer drives external loads at the VOUT pin

(VREF is an internal reference voltage).

The oscillator runs at fOSC1 = 200 kHz. Its output is

divided by two, to produce the chopping clock rate of

fCHOP = 100 kHz.

The internal Power-on Reset (POR) starts the part in a

known good state, protecting against power supply

brown-outs.

The digital control block controls switching and POR

events.

4.1.2

CHOPPING ACTION

Figure 4-2 shows the amplifier connections for the first

phase of the chopping clock and Figure 4-3 shows the

connections for the second phase. Its slow voltage

errors alternate in polarity, making the average error

small.

FIGURE 4-2:

First Chopping Clock Phase;

Equivalent Amplifier Diagram.

FIGURE 4-3:

Second Chopping Clock

Phase; Equivalent Amplifier Diagram.

VIN+

VIN-

Main

Buffer

VOUT

VREF

Amp.

Output

Aux.

Amp.

Chopper

Input

Switches

Chopper

Output

Switches

Oscillator

Low-Pass

Filter

POR

Digital Control

VIN+

VIN-

Main

Amp.

Aux.

Amp.

Low-Pass

Filter

VIN+

VIN-

Main

Amp.

Aux.

Amp.

Low-Pass

Filter

MCP6V969 Scheda tecnica(PDF) 19 Page - Microchip Technology

MCP6V969 Scheda tecnica(HTML) 19 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Scheda tecnica Scarica

Link URL