TSB622IST datasheet(34/35 Pages) STMICROELECTRONICS

34 / 35 page

List of figures

Figure 1.

TSB621 pin connections (top view) ...................................................... 2

Figure 2.

TSB622 pin connections (top view) ...................................................... 2

Figure 3.

TSB624 pin connections (top view) ...................................................... 3

Figure 4.

Supply current vs. supply voltage ....................................................... 8

Figure 5.

Input offset voltage distribution at VCC = 2.7 V .............................................. 8

Figure 6.

Input offset voltage distribution at VCC = 12 V ............................................... 8

Figure 7.

Input offset voltage distribution at VCC = 36 V ............................................... 8

Figure 8.

Input offset voltage vs. temperature at VCC = 36 V ........................................... 9

Figure 9.

Input offset voltage temperature variation distribution at VCC = 36 V ............................... 9

Figure 10.

Input offset voltage temperature variation distribution at VCC = 36 V ............................... 9

Figure 11.

Input offset voltage vs. common-mode voltage at VCC = 36 V .................................... 9

Figure 12.

Common-mode reject. ratio CMR at VCC = 5 V ............................................. 10

Figure 13.

Supply voltage rejection ratio SVR at VCC = 5 V ............................................ 10

Figure 14.

Input bias current vs. temperature ...................................................... 10

Figure 15.

Bode diagram at VCC = 2.7 V ......................................................... 10

Figure 16.

Bode diagram at VCC = 12 V ......................................................... 11

Figure 17.

Bode diagram at VCC = 36 V ......................................................... 11

Figure 18.

Overshoot vs. capacitive load at VCC = 36 V............................................... 11

Figure 19.

Phase margin vs. capacitive load at VCC = 2.7 V............................................ 11

Figure 20.

Phase margin vs. capacitive load at VCC = 12 V ............................................ 12

Figure 21.

Phase margin vs. capacitive load at VCC = 36 V ............................................ 12

Figure 22.

Short-circuit current vs. temperature .................................................... 12

Figure 23.

Output source current vs. output voltage at VCC = 2.7 V....................................... 12

Figure 24.

Output source current vs. output voltage at VCC = 12 V ....................................... 13

Figure 25.

Output source current vs. output voltage at VCC = 36 V ....................................... 13

Figure 26.

Output sink current vs. output voltage at VCC = 2.7 V......................................... 13

Figure 27.

Output sink current vs. output voltage at VCC = 12 V ......................................... 13

Figure 28.

Output sink current vs. output voltage at VCC = 36 V ......................................... 14

Figure 29.

Slew rate at VCC = 2.7 V ............................................................ 14

Figure 30.

Slew rate at VCC = 12 V ............................................................. 14

Figure 31.

Slew rate at VCC = 36 V ............................................................. 14

Figure 32.

Slew rate vs. temperature at VCC = 36 V ................................................. 15

Figure 33.

Small signal step response........................................................... 15

Figure 34.

Maximum output voltage vs. frequency .................................................. 15

Figure 35.

THD+Noise vs. frequency ........................................................... 15

Figure 36.

THD+Noise vs. output voltage ........................................................ 16

Figure 37.

Cross talk vs. frequency............................................................. 16

Figure 38.

Equivalent input noise voltage vs. frequency............................................... 16

Figure 39.

SOT23-5 package outline ........................................................... 18

Figure 40.

SOT23-5 recommended footprint ...................................................... 19

Figure 41.

SO8 package outline ............................................................... 20

Figure 42.

SO8 recommended footprint.......................................................... 21

Figure 43.

MiniSO8 package outline ............................................................ 22

Figure 44.

MiniSO8 recommended footprint....................................................... 23

Figure 45.

DFN8 3x3 package outline and mechanical data ............................................ 24

Figure 46.

DFN8 3x3 footprint data............................................................. 25

Figure 47.

SO14 package outline .............................................................. 26

Figure 48.

SO14 recommended footprint......................................................... 27

Figure 49.

TSSOP14 package outline ........................................................... 28

TSB621, TSB622, TSB624

List of figures

DS13848 - Rev 3

page 34/35

TSB622IST Scheda tecnica(PDF) 34 Page - STMicroelectronics

TSB622IST Scheda tecnica(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Scheda tecnica Scarica

Link URL