LMV112 datasheet(2/14 Pages) NSC

2 / 14 page

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

Supply Voltages (V

+–V−)

5.5V

ESD Tolerance (Note 2)

Human Body

2000V

Machine Model

200V

Storage Temperature Range

−65˚C to +150˚C

Junction Temperature (Note 3)

+150˚C

Soldering Information

Infrared or Convection (35 sec.)

235˚C

Operating Ratings (Note 1)

Supply Voltage (V

+ –V−)

2.4V to 5.0V

Temperature Range (Notes 3, 4)

−40˚C to +85˚C

Package Thermal Resistance (Notes 3, 4)

LLP-8 (

JA)

217˚C/W

2.7V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for T

J = 25˚C, VDD = 2.7V, VSS = 0V, VCM = 1V, Enable1,2 =VDD,CL =20

pF, R

L =30k

Ω,C

COUPLING = 1 nF. Boldface limits apply at temperature range extremes of operating condition. See (Note 4)

Symbol

Parameter

Conditions

Min

(Note 6)

Typ

(Note 5)

Max

(Note 6)

Units

Frequency Domain Response

SSBW

Small Signal Bandwidth

IN = 0.63 VPP;−3dB

MHz

FPBW

Full Power Bandwidth

IN = 1.6 VPP;−3dB

MHz

GFN

Gain Flatness < 0.1 dB

f > 100 kHz

3.4

MHz

Distortion and Noise Performance

Input-Referred Voltage Noise

f = 1 MHz

nV/

SOLATION

Output to Input

f = 1 MHz

Crosstalk Rejection

f = 26 MHz, P

IN = 0 dBm

Time Domain Response

Rise Time

0.1 V

PP Step (10-90%),f=1MHz

Fall Time

6ns

Settling Time to 0.1%

1 V

PP Step,f=1MHz

118

Overshoot

0.1 V

PP Step,f=1MHz

Slew Rate (Note 7)

IN = 1.6 VPP,f=26MHz

110

V/µs

Static DC Performance

Supply Current

Enable

1,2 =VDD ; No Load

1.6

2.0

2.1

Enable

1,2 =VSS ; No Load

µA

PSRR

Power Supply Rejection Ratio

DC (3.0V to 5.0V)

Small Signal Voltage Gain

OUT = 0.1 VPP

0.97

0.95

1.01

1.05

1.07

V/V

Output Offset Voltage

0.4

TC V

Temperature Coefficient Output

Offset Voltage (Note 8)

µV/˚C

OUT

Output Resistance

f = 100 kHz

0.5

Ω

f = 26 MHz

140

Miscellaneous Performance

Input Resistance per Buffer

Enable = V

141

Ω

Enable = V

141

Input Capacitance per Buffer

Enable = V

2.3

Enable = V

2.3

Input Impedance

f = 26 MHz, Enable = V

10.4

Ω

f = 26 MHz, Enable = V

10.9

LMV112 Scheda tecnica(PDF) 2 Page - National Semiconductor (TI)

LMV112 Scheda tecnica(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Scheda tecnica Scarica

Link URL