| Motore di ricerca datesheet componenti elettronici |
|
ST72334J Scheda tecnica(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72334J Scheda tecnica(HTML) 49 Page - STMicroelectronics |
|
49 / 125 page ![]() ST72334J/N, ST72314J/N, ST72124J 49/125 MISCELLANEOUS REGISTERS (Cont’d) MISCELLANEOUS REGISTER 2 (MISCR2) Read/Write Reset Value: 0000 0000 (00h) Bit 7:6 = Reserved Must always be cleared Bit 5:4 = BC[1:0] Beep control These 2 bits select the PF1 pin beep capability. The beep output signal is available in ACTIVE- HALT mode but has to be disabled to reduce the consumption. Bit 3:2 = Reserved Must always be cleared Bit 1 = SSM SS mode selection It is set and cleared by software. 0: Normal mode - SS uses information coming from the SS pin of the SPI. 1: I/O mode, the SPI uses the information stored into bit SSI. Bit 0 = SSI SS internal mode This bit replaces pin SS of the SPI when bit SSM is set to 1. (see SPI description). It is set and cleared by software. Table 11. Miscellaneous Register Map and Reset Values 70 - - BC1 BC0 - - SSM SSI BC1 BC0 Beep mode with fOSC=16MHz 0 0 Off 0 1 ~2-KHz Output Beep signal ~50% duty cycle 1 0 ~1-KHz 1 1 ~500-Hz Address (Hex.) Register Label 765 4 321 0 0020h MISCR1 Reset Value IS11 0 IS10 0 MCO 0 IS21 0 IS20 0 CP1 0 CP0 0 SMS 0 0040h MISCR2 Reset Value 0 0 BC1 0 BC0 00 0 SSM 0 SSI 0 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |