M5CAARCH-RMSLASHD datasheet(69/114 Pages) NXP

69 / 114 page

JTAG Support

The C-5e NP contains JTAG test logic compliant with the IEEE 1149.1 specification. All

required public instructions are implemented, as well as some optional instructions. This

section contains information regarding the pinout, instructions, identification codes, and

boundary scan cell types.

Pinout

The C-5e NP uses the standard JTAG pins including the optional test reset pin. Table 30

describes the pins and their functions.

JTAG Data Registers

The C-5e NP contains the standard internal registers as specified in IEEE 1149.1. These

registers are described in Table 33.

Boundary Scan Restriction

SCLK/SCLKX inputs must not toggle when exercising the boundary scan function for JTAG.

Boundary Scan Cell Types

The C-5e NP boundary scan register contains only two cell types. All input cells are observe

only cells of type BC_4. All enable and output cells are standard cells of type BC_1. In IEEE

1149.1-1990 specification, the BC_4 cell is shown in Figure 7 and the BC_1 cell is shown in

Figure 8.

Table 33 JTAG Internal Register Descriptions

DESCRIPTION

Bypass

Standard JTAG bypass register

Boundary

1549

Boundary Scan Register

Device Identification

Standard JTAG IDCODE Register

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M5CAARCH-RM/D Scheda tecnica(PDF) 69 Page - NXP Semiconductors