74LVC2373APW datasheet(6/12 Pages) PHILIPS

6 / 12 page

Philips Semiconductors

Product specification

74LVC2373A

74LVCH2373A

Octal D-type transparent latch with 5-volt tolerant

inputs/outputs; damping resistor (3-State)

1997 Mar 12

AC CHARACTERISTICS

GND = 0 V; tr = tf v 2.5 ns; CL = 50 pF

LIMITS

SYMBOL

PARAMETER

WAVEFORM

VCC = 3.3V ±0.3V

VCC = 2.7V

VCC = 1.2V

UNIT

MIN

TYP1

MAX

MIN

MAX

TYP

tPHL/tPLH

Propagation delay

Dn to Qn

Figures 1, 5

1.5

–

8.5

1.5

9.5

–

tPHL/tPLH

Propagation delay

LE to Qn

Figures 2, 5

1.5

–

9.5

1.5

–

tPZH/tPZL

3-State output enable time

OE to Qn

Figures 3, 5

1.5

–

9.0

1.5

–

tPHZ/tPLZ

3-State output disble time

OE to Qn

Figures 3, 5

1.5

–

6.0

1.5

6.5

–

LE pulse width HIGH

Figure 2

4.0

–

4.0

–

tsu

Set-up time

Dn to LE

Figure 4

2.0

–

3.0

–

Hold time

Dn to LE

Figure 4

2.0

–

3.0

–

NOTE:

1. These typical values are at VCC = 3.3V and Tamb = 25°C.

AC WAVEFORMS

VM = 1.5 V at VCC w 2.7 V

VM = 0.5 S VCC at VCC < 2.7 V

VOL and VOH are the typical output voltage drop that occur with the output load.

VX = VOL + 0.3 V at VCC ≥ 2.7 V

VX – VOL + 0.1 ⋅ VCC at VCC < 2.7 V

VY = VOH – 0.3 V at VCC ≥ 2.7 V

VY = VOH – 0.1 ⋅ VCC at VCC < 2.7 V

SV00690

INPUTS

GND

VOH

VOL

OUTPUTS

tPLH

tPHL

Figure 1. nput (Dn) to output (Qn) propagation delays

SV00691

LE INPUT

VOL

GND

VOH

Qn OUTPUT

tPLH

tPHL

Figure 2. Latch enable input (LE) pulse width, the latch enable

input to output (Qn) propagation delays

74LVC2373APW Scheda tecnica(PDF) 6 Page - NXP Semiconductors

74LVC2373APW Scheda tecnica(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Scheda tecnica Scarica

Link URL