DA6021 datasheet(71/225 Pages) RENESAS

Il numero della parte	DA6021

Spiegazioni elettronici	HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR

PDF	225 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

71 / 225 page

DA6021

HIGHLY INTEGRATED POWER MANAGEMENT IC FOR

INTEL® ATOM™ Z3000 PROCESSOR

Company Confidential

Data Sheet

Version 3.A - Final

31-Jan-14

71 of 224

www.dialog-semiconductor.com

1. Period and duty cycle are measured with respect to 0.5 * V1P0S.

2. High time is measured with respect to 0.7 * V1P0S. Low time is measured with respect to 0.3 * V1P0S.

3. Rise time is measured from 0.3*V1P0S

– 0.7*V1P0S. Fall time is measured 0.7*V1P0S - 0.3*V1P0S.

4. Tperiod, Thigh, Tlow and Duty Cycle variation as a result of internal CPU Clock logic only. Additional variation

may be introduced as a result of the Clock MB topology (like different Rpu values or MB impedance).

Figure 24: Measurement Points for VCLK

The SVID interface will have access only to the SVID registers. In case of dynamical content like the status

registers the latching mechanism ensures not falling in meta-stability.

Data Sampling and Timing

11.5.3

Following SVID Bus platform timings have to be fulfilled



Tco_max_VR

clock to data delay = 12ns



Tco_min_VR

clock to data delay = 4ns



Tsu_VR

VDIO setup time at DA6021 = 7ns



Thld_VR

VDIO hold time at DA6021 = 14ns



Tfly_min

0.3ns



Tfly_max

1.5ns

DA6021 Scheda tecnica(PDF) 71 Page - Renesas Technology Corp