Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

85408BGLFT Scheda tecnica(PDF) 6 Page - Renesas Technology Corp

Il numero della parte 85408BGLFT
Spiegazioni elettronici  Low Skew, 1-to-8, Differential-to-LVDS Clock
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

85408BGLFT Scheda tecnica(HTML) 6 Page - Renesas Technology Corp

Back Button 85408BGLFT Datasheet HTML 2Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 3Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 4Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 5Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 6Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 7Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 8Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 9Page - Renesas Technology Corp 85408BGLFT Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
Rev C 1/5/15
6
LOW SKEW, 1-TO-8, DIFFERENTIAL-TO-LVDS CLOCK
85408 DATA SHEET
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
Offset from Carrier Frequency (Hz)
Additive Phase Jitter @156.25MHz
12kHz – 20MHz = 167fs (typical)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com