HC05RC17GRSSLASHD datasheet(57/128 Pages) NXP

57 / 128 page

Low-Power Modes

Wait Mode

MC68HC05RC17 — Rev. 2.0

General Release Specification

Low-Power Modes

During wait mode, the I bit in the CCR is cleared to enable interrupts. All

other registers, memory, and input/output lines remain in their previous

states. The timer may be enabled to allow a periodic exit from wait mode.

NOTE:

For minimum current consumption, the phase-locked loop (PLL) should

be disabled or turned off before entering wait mode.

Figure 6-2. Stop/Wait Flowchart

TURN ON OSCILLATOR.

WAIT FOR TIME

DELAY TO STABILIZE.

1. FETCH RESET

VECTOR OR

2. SERVICE

INTERRUPT

A. STACK

B. SET I BIT

C. VECTOR TO

INTERRUPT

ROUTINE

RESTART

PROCESSOR CLOCK.

1. FETCH RESET

VECTOR OR

2. SERVICE

INTERRUPT

A. STACK

B. SET I BIT

C. VECTOR TO

INTERRUPT

ROUTINE

STOP

WAIT

OSCILLATOR ACTIVE.

CORE TIMER CLOCK ACTIVE.

PROCESSOR CLOCKS

STOPPED.

STOP OSCILLATOR

AND ALL CLOCKS.

CLEAR I BIT.

IR TIMER

INTERNAL

INTERRUPT?

CORE TIMER

INTERNAL

INTERRUPT?

IR TIMER CLOCK ACTIVE.

EXTERNAL

INTERRUPT

(IRQ)?

(PTB KEYSCAN PULLUPS)

EXTERNAL

(IRQ)?

(PTB KEYSCAN PULLUPS)

INTERRUPT

LPRST

RESET?

LPRST

RESET?

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05RC17GRS/D Scheda tecnica(PDF) 57 Page - NXP Semiconductors

HC05RC17GRS/D Scheda tecnica(HTML) 57 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL