HC705C9AGRSSLASHD datasheet(143/157 Pages) NXP

Il numero della parte	HC705C9AGRS/D

Spiegazioni elettronici	General Release Specification

PDF	157 Pages

Scroll/Zoom	100%

Produttore elettronici	NXP [NXP Semiconductors]

Homepage	http://www.nxp.com

Logo

143 / 157 page

General Release Specification

Serial Peripheral Interface Timing

MC68HC705C9A — Rev. 2.0

Electrical Specifications

Figure 12-9. SPI Master Timing Diagram

NOTE

NOTE:

SS pin of master held high.

MSB IN

(INPUT)

SCK (CPOL = 0)

(OUTPUT)

SCK (CPOL = 1)

(OUTPUT)

MISO

(INPUT)

MOSI

(OUTPUT)

NOTE

BIT 6–1

LSB IN

MASTER MSB OUT

BIT 6–1

MASTER LSB OUT

10 (ref)

11 (ref)

NOTE

NOTE:

SS pin of master held high.

MSB IN

(INPUT)

SCK (CPOL = 0)

(OUTPUT)

SCK (CPOL = 1)

(OUTPUT)

MISO

(INPUT)

MOSI

(OUTPUT)

NOTE

BIT 6–1

LSB IN

MASTER MSB OUT

BIT 6–1

MASTER LSB OUT

10 (ref)

a) SPI Master Timing (CPHA = 0)

b) SPI Master Timing (CPHA = 1)

This first clock edge is generated internally, but is not seen at the SCK pin.

This last clock edge is generated internally, but is not seen at the SCK pin.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705C9AGRS/D Scheda tecnica(PDF) 143 Page - NXP Semiconductors

HC705C9AGRS/D Scheda tecnica(HTML) 143 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL