Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9911/PCB Scheda tecnica(PDF) 4 Page - Analog Devices

Il numero della parte AD9911/PCB
Spiegazioni elettronici  500 MSPS Direct Digital Synthesizer with 10-Bit DAC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9911/PCB Scheda tecnica(HTML) 4 Page - Analog Devices

  AD9911/PCB Datasheet HTML 1Page - Analog Devices AD9911/PCB Datasheet HTML 2Page - Analog Devices AD9911/PCB Datasheet HTML 3Page - Analog Devices AD9911/PCB Datasheet HTML 4Page - Analog Devices AD9911/PCB Datasheet HTML 5Page - Analog Devices AD9911/PCB Datasheet HTML 6Page - Analog Devices AD9911/PCB Datasheet HTML 7Page - Analog Devices AD9911/PCB Datasheet HTML 8Page - Analog Devices AD9911/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 44 page
background image
AD9911
Rev. 0 | Page 4 of 44
SPECIFICATIONS
AVDD and DVDD = 1.8 V ± 5%; DVDD_I/O = 3.3 V ± 5%; RSET = 1.91 kΩ; external reference clock frequency = 500 MSPS (REF_CLK
multiplier bypassed), unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REF CLOCK INPUT CHARACTERISTICS
Frequency Range
REF_CLK Multiplier Bypassed
1
500
MHz
REF_CLK Multiplier Enabled
10
125
MHz
Internal VCO Output Frequency Range
VCO Gain Bit Set1
255
500
MHz
Internal VCO Output Frequency Range
VCO Gain Bit Cleared
100
160
MHz
Crystal REF_CLK Source Range
20
30
MHz
Input Power Sensitivity
−5
+3
dBm
Measured at the pin (single-ended)
Input Voltage Bias Level
1.15
V
Input Capacitance
2
pF
Input Impedance
1500
Ω
Duty Cycle with REF_CLK Multiplier Bypassed
45
55
%
Duty Cycle with REF_CLK Multiplier Enabled
35
65
%
CLK Mode Select (Pin 24) Logic 1 V
1.25
1.8
V
1.8 V digital input logic
CLK Mode Select (Pin 24) Logic 0 V
0.5
V
1.8 V digital input logic
DAC OUTPUT CHARACTERISTICS
Must be referenced to AVDD
Full-Scale Output Current
10
mA
10 mA is set by RSET = 1.91 kΩ
Gain Error
−10
+10
%FS
Output Current Offset
1
25
μA
Differential Nonlinearity
±0.5
LSB
Integral Nonlinearity
±1.0
LSB
Output Capacitance
3
pF
Voltage Compliance Range
AVDD –
0.50
AVDD +
0.50
V
WIDEBAND SFDR
The frequency range for wideband SFDR is
defined as dc to Nyquist
1 MHz to 20 MHz Analog Output
−65
dBc
20 MHz to 60 MHz Analog Output
−62
dBc
60 MHz to 100 MHz Analog Output
−59
dBc
100 MHz to 150 MHz Analog Output
−56
dBc
150 t MHz to 200 MHz Analog Output
−53
dBc
WIDEBAND SFDR Improvement
Spur Reduction Enabled
Programs devices on an individual basis to
enable spur reduction. See the
SpurKiller/Multitone Mode section.
60 MHz to 100 MHz Analog Output
8
dBc
100 MHz to 150 MHz Analog Output
15
dBc
150 MHz to 200 MHz Analog Output
12
dBc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com