ADV7342 datasheet(53/88 Pages) AD

53 / 88 page

ADV7342/ADV7343

Rev. 0 | Page 53 of 88

ED/HD Sinc Compensation Filter Response

Subaddress 0x33, Bit 3

The ADV7342/ADV7343 include a filter designed to counter

the effect of sinc roll-off in DAC 1, DAC 2, and DAC 3 while

operating in ED/HD mode. This filter is enabled by default. It

can be disabled using Subaddress 0x33, Bit 3. The benefit of the

filter is illustrated in Figure 66 and Figure 67.

FREQUENCY (MHz)

0.5

–0.5

0.4

0.1

–0.2

–0.3

–0.4

0.3

0.2

–0.1

Figure 66. ED/HD Sinc Compensation Filter Enabled

FREQUENCY (MHz)

0.5

–0.5

0.4

0.1

–0.2

–0.3

–0.4

0.3

0.2

–0.1

Figure 67. ED/HD Sinc Compensation Filter Disabled

ED/HD TEST PATTERN COLOR CONTROLS

Subaddress 0x36 to Subaddress 0x38

Three 8-bit registers at Subaddress 0x36 to Subaddress 0x38

are used to program the output color of the internal ED/HD

test pattern generator (Subaddress 0x31, Bit 2 = 1), whether it

be the lines of the cross hatch pattern or the uniform field test

pattern. They are not functional as color controls for external

pixel data input.

The values for the luma (Y) and the color difference (Cr and

Cb) signals used to obtain white, black, and saturated primary

and complementary colors conform to the ITU-R BT.601-4

standard.

Table 41 shows sample color values that can be programmed

into the color registers when the output standard selection is set

to EIA 770.2/EIA 770.3 (Subaddress 0x30, Bits[1:0] = 00).

Table 41. Sample Color Values for EIA 770.2/EIA 770.3

ED/HD Output Standard Selection

Sample Color

Y Value

Cr Value

Cb Value

White

235

(0xEB)

128

(0x80)

128

(0x80)

Black

(0x10)

128

(0x80)

128

(0x80)

Red

(0x51)

240

(0xF0)

(0x5A)

Green

145

(0x91)

(0x22)

(0x36)

Blue

(0x29)

110

(0x6E)

240

(0xF0)

Yellow

210

(0xD2)

146

(0x92)

(0x10)

Cyan

170

(0xAA)

(0x10)

166

(0xA6)

Magenta

106

(0x6A)

222

(0xDE)

202

(0xCA)

COLOR SPACE CONVERSION MATRIX

Subaddress 0x03 to Subaddress 0x09

The internal color space conversion (CSC) matrix automatically

performs all color space conversions based on the input mode

programmed in the mode select register (Subaddress 0x01,

Bits[6:4]). Table 42 and Table 43 show the options available in

this matrix.

An SD color space conversion from RGB-in to YPrPb-out is

possible. An ED/HD color space conversion from RGB-in to

YPrPb-out is not possible.

Table 42. SD Color Space Conversion Options

Input

Output1

YPrPb/RGB Out

(Reg. 0x02, Bit 5)

RGB In/YCrCb In

(Reg. 0x87, Bit 7)

YCrCb

YPrPb

YCrCb

RGB

YPrPb

RGB

1 CVBS/YC outputs are available for all CSC combinations.

Table 43. ED/HD Color Space Conversion Options

Input

Output

YPrPb/RGB Out

(Reg. 0x02, Bit 5)

RGB In/YCrCb In

(Reg. 0x35, Bit 1)

YCrCb

YPrPb

YCrCb

RGB

ED/HD Manual CSC Matrix Adjust Feature

The ED/HD manual CSC matrix adjust feature provides custom

coefficient manipulation for color space conversions and is used

in ED and HD modes only. The ED/HD manual CSC matrix

adjust feature can be enabled using Subaddress 0x02, Bit 3.

Normally, there is no need to enable this feature because the CSC

matrix automatically performs the color space conversion based

on the input mode chosen (ED or HD) and the input and output

color spaces selected (see Table 43). For this reason, the ED/HD

manual CSC matrix adjust feature is disabled by default.

ADV7342 Scheda tecnica(PDF) 53 Page - Analog Devices

ADV7342 Scheda tecnica(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Scheda tecnica Scarica

Link URL