AS7038RB datasheet(57/127 Pages) AMSCO

57 / 127 page

Document Feedback

AS7038RB

Functional Description

Datasheet

• PUBLIC

DS000726

• v2-00 • 2021-Jun-02

126

│ 56

SD_SUBS (Address 0x45)

Figure 63:

SD_SUBS Register

Addr: 0x45

SD_SUBS

Bit

Bit Name

Default

Access

Bit Description

7:0

sd_subs

Synchronous demodulator subsampling ratio

between sequencer frequency and ADC

sampling frequency.

ADC-Fsample =

Sequencyer_Frequency/(sd_subs+1)

When setting to 0, then in every sequencer

iteration the ADC will run.

When setting to 1, then the first sequencer

iteration will not trigger the ADC, but the second

one will.

Setting to N will make N iterations without ADC,

followed by one iteration with the ADC

measurement executed.

It is recommended to use the ADC interrupt in

this case and not the sequencer interrupt.

Also see sd_subs_always which significantly

affects this mechanism.

SEQ_CFG (Address 0x46)

Figure 64:

SEQ_CFG Register

Addr: 0x46

SEQ_CFG

Bit

Bit Name

Default

Access

Bit Description

7:1

Not used

sd_subs_always

If this bit is asserted, all sequencer periods are

subject to subsampling as defined in SD_SUBS.

If this bit is zero, then only the first period of an

"ADC cycle" is duplicated sd_subs times, all

other periods are regular.

One "ADC cycle" is the time from the sequence

in which adc_sel is pointing to the "smallest" adc

channel up and including the sequence of the

"largest" adc channel.

AS7038RB Scheda tecnica(PDF) 57 Page - ams AG

AS7038RB Scheda tecnica(HTML) 57 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL