UPD17708 datasheet(272/358 Pages) RENESAS

272 / 358 page

270

µPD17704, 17705, 17707, 17708, 17709

17.6.3 Pulse swallow mode (VHF)

(1) Selecting division mode

Select the pulse swallow mode by using the PLL mode selection register.

(2) Pins used

The VCOH pin is enabled to operate when the pulse swallow mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows:

N =

fVCOH

fVCOH : Input frequency of VCOH pin

: Reference frequency

(5) Example of setting PLL data

How to set data to receive broadcasting in the following FM band is described below.

Reception frequency

: 98.15 MHz (FM band)

Reference frequency

: 50 kHz

Intermediate frequency : +10.7 MHz

Division value N is calculated as follows:

N =

fVCOH

98.15 + 10.7

= 2177 (decimal)

0.050

= 0881H (hexadecimal)

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register

as follows:

Caution The division value N is 17 bits long when the pulse swallow mode is selected, and the least

significant bit of the swallow counter is the bit 3 of the PLL mode selection register (PLLSCNF).

To set “0881H” as the division value N, the value to be actually set to the PLL data register

is “0440H”.

PLL data register (PLLR)

0 0

PLL mode

selection

PLL reference

frequency

selection register

Note

50 kHz

VHF

Note

PLLSCNF flag

UPD17708 Scheda tecnica(PDF) 272 Page - Renesas Technology Corp

UPD17708 Scheda tecnica(HTML) 272 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL